## HD404849 Series

## 4-Bit Single-Chip Microcomputer HITACHI

Rev. 6.0
Sept. 1998

## Description

The HD404849 series of HMCS400-series microcomputers is designed to increase program productivity and also incorporate large-capacity memory. Each microcomputer has an LCD controller/driver, A/D converter, input capture circuit, $32-\mathrm{kHz}$ oscillator for clock use, and four low-power dissipation modes.

The HD404849 series includes the HD404848 with an 8-kword on-chip ROM, the HD4048412 with a 12kword on-chip ROM, the HD404849 with a 16-kword on-chip ROM, and the HD4074849 with a 16-kword on-chip PROM.

On-chip ROM is available in a PROM (ZTAT ${ }^{T M}$ microcomputer) version and a mask ROM version. A program can be written to the PROM by a PROM writer, which can dramatically shorten system development periods and smooth the process from debugging to mass production. PROM programming specifications are the same as for the 27256.

ZTAT ${ }^{\text {TM }}$ : Zero Turn Around Time ZTAT is a trademark of Hitachi Ltd.

## Features

- $35 \mathrm{I} / \mathrm{O}$ pins, including nine high-current pins ( 15 mA , max.), eight pins multiplexed with LCD segment pins, and four pins multiplexed with analog input pins
- Four timer/counters
- Eight-bit input capture circuit
- Three timer outputs (including two PWM outputs)
- Two event counter inputs (including one in which the detection edge is programmable)
- Clock-synchronous 8 -bit serial interface
- $\mathrm{A} / \mathrm{D}$ converter ( 8 channels $\times 8$ bits)
— Operation voltage 2.7 V to 6.0 V
- LCD driver ( 32 segments $\times 4$ commons)
- Built-in oscillators
- Main clock: Can be driven by ceramic oscillator, crystal oscillator, or external clock.
- Subclock: $32.768-\mathrm{kHz}$ crystal
- Ten interrupt sources
- Four by external sources, including two in which the detection edge is programmable


## HD404849 Series

- Six by internal sources
- Subroutine stack up to 16 levels, including interrupts
- Four low-power dissipation modes
- Standby mode
- Stop mode
- Watch mode
- Subactive mode
- One external input for transition from stop mode to active mode
- Instruction cycle time: $0.89 \mu \mathrm{~s}\left(\mathrm{f}_{\mathrm{OSC}}=4.5 \mathrm{MHz}\right)$
- Operation voltage
- $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 6.0 V (subactive mode: 2.2 V to 6.0 V) (HD404848, HD404849)
$-\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V (HD4074849)
- Two operating modes
— MCU mode (HD404848, HD4048412, HD404849)
— MCU/PROM mode (HD4074849 only)


## Ordering Information

| Type | Product Name | Model Name | ROM (words) | RAM (digits) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mask ROM | HD404848 | HD404848H | 8,192 | 512 | $\begin{aligned} & \text { 80-pin plastic QFP } \\ & \text { (FP-80A) } \end{aligned}$ |
|  |  | HD404848FS |  |  | 80-pin plastic QFP <br> (FP-80B) |
|  |  | HD404848TF |  |  | 80-pin plastic <br> TQFP (TFP-80C) |
|  | HD4048412 | HD4048412H | 12,288 | 1,184 | 80-pin plastic QFP (FP-80A) |
|  |  | HD4048412FS |  |  | 80-pin plastic QFP <br> (FP-80B) |
|  |  | HD4048412TF |  |  | 80-pin plastic TQFP (TFP-80C) |
|  | HD404849 | HD404849H | 16,384 | 1,184 | 80-pin plastic QFP (FP-80A) |
|  |  | HD404849FS |  |  | 80-pin plastic QFP <br> (FP-80B) |
|  |  | HD404849TF |  |  | 80-pin plastic TQFP (TFP-80C) |
| ZTAT ${ }^{\text {™ }}$ | HD4074849 | HD4074849H | 16,384 | 1,184 | 80-pin plastic QFP <br> (FP-80A) |
|  |  | HD4074849FS |  |  | 80-pin plastic QFP (FP-80B) |
|  |  | HD4074849TF |  |  | 80-pin plastic TQFP (TFP-80C) |

## HITACHI

## HD404849 Series

Pin Arrangement


## HD404849 Series

## Pin Description

| Item | Symbol | Pin Number |  | 1/0 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FP-80A ,TFP-80C | FP-80B |  |  |
| Power supply | $\mathrm{V}_{\mathrm{cc}}$ | 73 | 75 |  | Applies power voltage |
|  | GND | 10 | 12 |  | Connected to ground |
| Test | TEST | 4 | 6 | I | Used for factory testing only: Connect this pin to GND |
| Reset | RESET | 7 | 9 | I | Resets the MCU |
| Oscillator | OSC ${ }_{1}$ | 5 | 7 | I | Input/output pins for the internal oscillator circuit: Connect them to a ceramic oscillator or connect OSC1 to an external oscillator circuit. |
|  | $\mathrm{OSC}_{2}$ | 6 | 8 | O |  |
|  | X1 | 8 | 10 | I | Used for a $32.768-\mathrm{kHz}$ crystal for clock purposes. If not to be used, fix the X1 pin to VCC and leave the X2 pin open. |
|  | X2 | 9 | 11 | O |  |
| Port | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | 11-19 | 13-21 | I/O | Input/output pins addressed by individual bits; pins $D_{0}-D_{8}$ are highcurrent pins that can each supply up to 15 mA |
|  | $\mathrm{D}_{10}, \mathrm{D}_{11}$ | 20, 21 | 22, 23 | I | Input pins addressable by individual bits |
|  | $\begin{aligned} & \text { R0-R3, R6, } \\ & \text { R7 } \end{aligned}$ | $\begin{aligned} & 22-33,79,80, \\ & 1,2,34-41 \end{aligned}$ | $\begin{aligned} & 24-35,1-4, \\ & 36-43 \end{aligned}$ | I/O | Input/output pins addressable in 4-bit units |
| Interrupt | $\begin{aligned} & \overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \\ & \mathrm{INT}_{2}, \mathrm{INT}_{3} \end{aligned}$ | 21-24 | 23-26 | I | Input pins for external interrupts |
| Stop clear | STOPC | 20 | 22 | I | Input pin for transition from stop mode to active mode |
| Serial | $\overline{\text { SCK }}$ | 31 | 33 | I/O | Serial clock input/output pin |
|  | SI | 32 | 34 | I | Serial receive data input pin |
|  | SO | 33 | 35 | 0 | Serial transmit data output pin |
| Timer | $\begin{aligned} & \text { TOB, TOC, } \\ & \text { TOD } \end{aligned}$ | 26-28 | 28-30 | O | Timer output pins |
|  | EVNB, EVND | 29, 30 | 31, 32 | I | Event count input pins |

## HITACHI

## HD404849 Series

| Item | Symbol | Pin Number |  | 1/0 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FP-80A, TFP-80C | FP-80B |  |  |
| LCD | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ | 70-72 | 72-74 |  | Power pins for LCD driver. The LCD power supply division resistors can be connected and disconnected as controlled by software. Voltage conditions are: $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq$ GND |
|  | COM1COM4 | 66-69 | 68-71 | O | Common signal pins for LCD |
|  | $\begin{aligned} & \text { SEG13- } \\ & \text { SEG44 } \end{aligned}$ | 34-65 | 36-67 | 0 | Segment signal pins for LCD |
| A/D converter | AV ${ }_{\text {cc }}$ | 74 | 76 |  | Power pin for A/D converter: Connect it to the same potential as $\mathrm{V}_{\mathrm{cc}}$, as physically close to the $\mathrm{V}_{\mathrm{CC}}$ pin as possible |
|  | $\mathrm{AV}_{\text {Ss }}$ | 3 | 5 |  | Ground for $\mathrm{AV}_{\mathrm{cc}}$ : Connect it to the same potential as GND, as physically close to the GND pin as possible |
|  | $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ | 75-80, 1, 2 | 77-80, 1-4 | I | Analog input pins for A/D converter |

## Block Diagram



## HD404849 Series

## Memory Map

## ROM Memory Map

The ROM memory map is shown in figure 1 and described below.
Vector Address Area (\$0000-\$000F): Reserved for JMPL instructions that branch to the start addresses of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the vector address.

Zero-Page Subroutine Area (\$0000-\$003F): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000-\$0FFF): Contains ROM data that can be referenced with the P instruction.

Program Area (\$0000-\$1FFF: HD404848; \$0000-\$2FFF: HD4048412; \$0000-\$3FFF: HD404849, HD4074849): Used for program coding.


Figure 1 ROM Memory Map

## HITACHI

## HD404849 Series

## RAM Memory Map

The MCU contains a RAM area consisting of a memory register area, an LCD data area, a data area, and a stack area. In addition, an interrupt control bits area, special register area, and register flag area are mapped onto the same RAM memory space as a RAM-mapped register area outside the above areas. The RAM memory map is shown in figure 2 and described below.

## RAM-Mapped Register Area (\$000-\$03F):

- Interrupt Control Bits Area (\$000-\$003)

This area is used for interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.

- Special Function Register Area (\$004-\$01F, \$024-\$03F)

This area is used as mode registers and data registers for external interrupts, serial interface, timer/counters, LCD, and A/D converter, and is used as data control registers for I/O ports. The structure is shown in figures 2 and 5 . These registers can be classified into three types: write-only (W), read-only (R), and read/write (R/W). The SEM, SEMD, REM, and REMD instructions can be used for the LCD control register (LCR: \$01B), but RAM bit manipulation instructions cannot be used for other registers.

- Register Flag Area (\$020-\$023)

This area is used for the DTON, WDON, and other register flags and interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.

Memory Register (MR) Area (\$040-\$04F): Consisting of 16 addresses, this area (MR0-MR15) can be accessed by register-register instructions (LAMR and XMRA). The structure is shown in figure 6.

LCD Data Area (\$05C-\$07B): Used for storing 32-digit LCD data which is automatically output to LCD segments as display data. Data 1 lights the corresponding LCD segment; data 0 extinguishes it. Refer to the LCD description for details.

Data Area (\$090-\$21F: HD404848; \$090-\$2EF: HD4048412, HD404849, HD4074849): 464 digits from $\$ 090$ to $\$ 25 \mathrm{~F}$ have two banks, which can be selected by setting the bank register (V: \$03F). Before accessing this area, set the bank register to the required value (figure 7). The area from $\$ 260$ to $\$ 2 \mathrm{EF}$ is accessed without setting the bank register.

Stack Area (\$3C0-\$3FF): Used for saving the contents of the program counter (PC), status flag (ST), and carry flag (CA) at subroutine call (CAL or CALL instruction) and for interrupts. This area can be used as a $16-$ level nesting subroutine stack in which one level requires four digits. The data to be saved and the save conditions are shown in figure 6 .

The program counter is restored by either the RTN or RTNI instruction, but the status and carry flags can only be restored by the RTNI instruction. Any unused space in this area is used for data storage.

## HITACHI

## HD404849 Series



Figure 2 RAM Memory Map


Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

## HD404849 Series

Bits in the interrupt control bits area and register flag area can be set and reset by the SEM/SEMD and REM/REMD instructions, and tested with the TM/TMD instructions.
Other instructions have no effect on these bits. Note the following restrictions for each bit.

|  | SEM/SEMD | REM/REMD | TM/TMD |
| :---: | :---: | :---: | :---: |
| IE | Allowed | Allowed | Allowed |
| IM |  |  |  |
| LSON |  |  |  |
| IAOF |  |  |  |
| IF | Not executed | Allowed | Allowed |
| ICSF |  |  |  |
| ICEF |  |  |  |
| RAME |  |  |  |
| RSP | Not executed | Allowed | Inhibited |
| WDON | Allowed | Not executed | Inhibited |
| ADSF | Allowed | Inhibited | Allowed |
| DTON | Not executed in active mode | Allowed | Allowed |
|  | Used in subactive mode |  |  |
| Not used | Not executed | Not executed | Inhibited |

Note: WDON is reset by MCU reset or by $\overline{\text { STOPC enable for stop mode cancellation. }}$ The REM or REMD instuction must not be executed for ADSF during A/D conversion. DTON is always reset in active mode.
If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in ST cannot be guaranteed.

Figure 4 Usage Limitations of RAM Bit Manipulation Instructions

## HD404849 Series



Figure 5 Special Function Register Area

## HD404849 Series



Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position

## Bank register (V: \$03F)

Bit
Initial value
Read/Write


Bit name Not used Not used Not used Vo

| V0 | Bank area selection |
| :---: | :--- |
| 0 | Bank 0 is selected |
| 1 | Bank 1 is selected |

Note: After reset, the value in the bank register is 0 , and therefore bank 0 is selected.

Figure 7 Bank Register (V)

## HD404849 Series

## Functional Description

## Registers and Flags

The MCU has nine registers and two flags for CPU operations. They are shown in figure 8 and described below.


Figure 8 Registers and Flags
Accumulator (A), B Register (B): Four-bit registers used to hold the results from the arithmetic logic unit (ALU) and transfer data between memory, I/O, and other registers.

W Register (W), X Register (X), Y Register (Y): Two-bit (W) and four-bit (X and Y) registers used for indirect RAM addressing. The Y register is also used for D-port addressing.

## HD404849 Series

SPX Register (SPX), SPY Register (SPY): Four-bit registers used to supplement the X and Y registers.
Carry Flag (CA): One-bit flag that stores any ALU overflow generated by an arithmetic operation. CA is affected by the SEC, REC, ROTL, and ROTR instructions. A carry is pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction-but not by the RTN instruction.

Status Flag (ST): One-bit flag that latches any overflow generated by an arithmetic or compare instruction, not-zero decision from the ALU, or result of a bit test. ST is used as a branch condition of the BR, BRL, CAL, and CALL instructions. The contents of ST remain unchanged until the next arithmetic, compare, or bit test instruction is executed, but become 1 after the BR, BRL, CAL, or CALL instruction is read, regardless of whether the instruction is executed or skipped. The contents of ST are pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction-but not by the RTN instruction.

Program Counter (PC): 14-bit binary counter that points to the ROM address of the instruction being executed.

Stack Pointer (SP): Ten-bit pointer that contains the address of the stack area to be used next. The SP is initialized to $\$ 3 \mathrm{FF}$ by MCU reset. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is popped from the stack. The top four bits of the SP are fixed at 1111 , so a stack can be used up to 16 levels.

The SP can be initialized to $\$ 3 \mathrm{FF}$ in another way: by resetting the RSP bit with the REM or REMD instruction.

## Reset

The MCU is reset by inputting a low-level voltage to the $\overline{\operatorname{RESET}}$ pin. At power-on or when stop mode is cancelled, $\overline{\mathrm{RESET}}$ must be low for at least one $\mathrm{t}_{\mathrm{RC}}$ to enable the oscillator to stabilize. During operation, $\overline{\text { RESET }}$ must be low for at least two instruction cycles.

Initial values after MCU reset are listed in table 1.

## HD404849 Series

Table 1 Initial Values After MCU Reset

| Item |  | Abbr. | Initial <br> Value | Contents |
| :--- | :--- | :--- | :--- | :--- |
| Program <br> counter |  | (PC) | $\$ 0000$ | Indicates program execution point from start <br> address of ROM area |
| Status flag |  | (ST) | 1 | Enables conditional branching |
| Stack pointer | (SP) | $\$ 3 F F$ | Stack level 0 |  |
| Interrupt <br> flags/mask | Interrupt enable flag | (IE) | 0 | Inhibits all interrupts |
|  | Interrupt request flag | (IF) | 0 | Indicates there is no interrupt request |
|  | Interrupt mask | (IM) | 1 | Prevents (masks) interrupt requests |
|  | Port data register | (PDR) | All bits 1 | Enables output at level 1 |
|  | Data control register | (DCD0, | All bits 0 | Turns output buffer off (to high impedance) |

## HITACHI

HD404849 Series

| Item |  | Abbr. | Initial Value | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Timer/ counters, serial interface | Serial mode register A | (SMRA) | 0000 | Refer to description of serial mode register A |
|  | Serial mode register B | (SMRB) | - - X0 | Refer to description of serial mode register B |
|  | Prescaler S | (PSS) | \$000 | - |
|  | Prescaler W | (PSW) | \$00 | - |
|  | Timer counter A | (TCA) | \$00 | - |
|  | Timer counter B | (TCB) | \$00 | - |
|  | Timer counter C | (TCC) | \$00 | - |
|  | Timer counter D | (TCD) | \$00 | - |
|  | Timer write register B | (TWBU, TWBL) | \$X0 | - |
|  | Timer write register C | (TWCU, TWCL) | \$X0 | - |
|  | Timer write register D | (TWDU, TWDL) | \$X0 | - |
|  | Octal counter |  | 000 | - |
| A/D | A/D mode register | (AMR) | 0000 | Refer to description of A/D mode register |
|  | A/D data register | (ADRU, ADRL) | \$80 | Refer to description of A/D mode register |
| LCD | LCD control register | (LCR) | 0000 | Refer to description of LCD control register |
|  | LCD mode register | (LMR) | 0000 | Refer to description of LCD duty-cycle/clock control register |
|  | LCD output register 3 | (LOR3) | - 00 - | Sets R-port/LCD segment pins to R port mode |
| Bit registers | Low speed on flag | (LSON) | 0 | Refer to description of operating modes |
|  | Watchdog timer on flag | (WDON) | 0 | Refer to description of timer C |
|  | A/D start flag | (ADSF) | 0 | Refer to description of A/D converter |
|  | A/D current off flag | (IAOF) | 0 |  |
|  | Direct transfer on flag | (DTON) | 0 | Refer to description of operating modes |
|  | Input capture status flag | (ICSF) | 0 | Refer to description of timer D |
|  | Input capture error flag | (ICEF) | 0 | Refer to description of timer D |
| Others | Miscellaneous register | (MIS) | 0000 | Refer to description of operating modes, I/O, and serial interface |
|  | System clock select register bits 2, 1 | $\begin{aligned} & \text { (SSR2, } \\ & \text { SSR1) } \end{aligned}$ | 00- | Refer to description of operating modes and oscillation circuits |
|  | Bank register | (V) | -- - 0 | Refer to description of RAM memory map |

Notes: 1. The statuses of other registers and flags after MCU reset are shown in the following table.
2. $X$ indicates invalid value. - indicates that the bit does not exist.

## HD404849 Series

| Item | Abbr. | Status After Cancellation of Stop Modeby STOPC Input | Status After Cancellation of Stop Mode by MCU Reset | Status After all Other Types of Reset |
| :---: | :---: | :---: | :---: | :---: |
| Carry flag | (CA) | Pre-stop-mode values are not guaranteed; values must be initialized by program |  | Pre-MCU-reset values are not guaranteed; values must be initialized by program |
| Accumulator | (A) |  |  |  |
| B register | (B) |  |  |  |
| W register | (W) |  |  |  |
| Y/SPX register | (Y/SPX) |  |  |  |
| Y/SPY register | (Y/SPY) |  |  |  |
| Serial data register | (SRL, SRU) |  |  |  |
| A/D data register | (ADRU, L) |  |  |  |
| RAM |  | Pre-stop-mode values are retained |  |  |
| RAM enable flag | (RAME) | 1 | 0 | 0 |
| Port mode register C bit 2 | (PMRC2) | Pre-stop-mode values are retained | 0 | 0 |
| System clock select register bit 3 | (SSR3) |  |  |  |

## HD404849 Series

## Interrupts

The MCU has ten interrupt sources: four external signals $\left(\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \mathrm{INT}_{2}, \mathrm{INT}_{3}\right)$, four timer/counters (timers A, B, C, and D), serial interface, and A/D converter.

An interrupt request flag (IF), interrupt mask (IM), and vector address are provided for each interrupt source, and an interrupt enable flag (IE) controls the entire interrupt process.

Some vector addresses are shared by two different interrupts. They are timer B and $\mathrm{INT}_{2}$, timer C and $\mathrm{INT}_{3}$, and $\mathrm{A} / \mathrm{D}$ converter and serial interface interrupts. So the type of request that has occurred must be checked at the beginning of interrupt processing.

Interrupt Control Bits and Interrupt Processing: Locations \$000 to \$003 and \$022 to \$023 in RAM are reserved for the interrupt control bits which can be accessed by RAM bit manipulation instructions.

The interrupt request flag (IF) cannot be set by software. MCU reset initializes the interrupt enable flag (IE) and the IF to 0 and the interrupt mask (IM) to 1 .

A block diagram of the interrupt control circuit is shown in figure 9, interrupt priorities and vector addresses are listed in table 2, and interrupt processing conditions for the ten interrupt sources are listed in table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0 . If the IE is 1 at that point, the interrupt is processed. A priority programmable logic array (PLA) generates the vector address assigned to that interrupt source.

The interrupt processing sequence is shown in figure 10 and an interrupt processing flowchart is shown in figure 11. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The IE is reset in the second cycle, the carry, status, and program counter values are pushed onto the stack during the second and third cycles, and the program jumps to the vector address to execute the instruction in the third cycle.

Program the JMPL instruction at each vector address, to branch the program to the start address of the interrupt program, and reset the IF by a software instruction within the interrupt program.

Table 2 Vector Addresses and Interrupt Priorities

| Reset/Interrupt | Priority | Vector Address |
| :--- | :--- | :--- |
| $\overline{\mathrm{RESET}}, \overline{\text { STOPC }} *$ | $\$ 0000$ |  |
| $\overline{\mathrm{INT}}_{0}$ | - | $\$ 0002$ |
| $\overline{\mathrm{INT}}_{1}$ | 1 | $\$ 0004$ |
| Timer A | 2 | $\$ 0006$ |
| Timer B, INT |  |  |
| Timer C, $\mathrm{INT}_{3}$ | 3 | $\$ 0008$ |
| Timer D | 4 | $\$ 000 \mathrm{~A}$ |
| A/D, Serial | 5 | $\$ 000 \mathrm{C}$ |

Note: * The STOPC interrupt request is valid only in stop mode.


Figure 9 Interrupt Control Circuit

## HD404849 Series

Table 3 Interrupt Processing and Activation Conditions

| Interrupt Control Bit | Interrupt Source |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{I N T}}_{0}$ | $\overline{\mathrm{INT}}_{1}$ | Timer A | Timer B or $\mathrm{INT}_{2}$ | Timer C or $\mathrm{INT}_{3}$ | Timer D | A/D or Serial |
| IE | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IFO - IM0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IF1 • $\overline{\mathrm{IM} 1}$ | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IFTA • $\overline{\mathrm{MTA}}$ | * | * | 1 | 0 | 0 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{IMTB}}+\mathrm{IF} 2 \cdot \overline{\mathrm{IM} 2}$ | * | * | * | 1 | 0 | 0 | 0 |
| IFTC $\cdot \overline{\mathrm{IMTC}}+\mathrm{IF3} \cdot \overline{\mathrm{IM} 3}$ | * | * | * | * | 1 | 0 | 0 |
| IFTD • $\overline{\text { MTD }}$ | * | * | * | * | * | 1 | 0 |
| IFAD $\cdot \overline{\mathrm{IMAD}}+\mathrm{IFS} \cdot \overline{\mathrm{IMS}}$ | * | * | * | * | * | * | 1 |

Note: Bits marked * can be either 0 or 1 . Their values have no effect on operation.


Figure 10 Interrupt Processing Sequence

## HITACHI



Figure 11 Interrupt Processing Flowchart

## HD404849 Series

Interrupt Enable Flag (IE: \$000, Bit 0): Controls the entire interrupt process. It is reset by the interrupt processing and set by the RTNI instruction, as listed in table 4.

Table 4 Interrupt Enable Flag (IE: \$000, Bit 0)

| IE | Interrupt Enabled/Disabled |
| :--- | :--- |
| 0 | Disabled |
| 1 | Enabled |

External Interrupts $\left(\overline{\mathbf{I N T}}_{\mathbf{0}}, \overline{\mathbf{I N T}}_{\mathbf{1}}, \mathbf{I N T}_{\mathbf{2}}, \mathbf{I N T} \mathbf{I N}_{3}\right)$ : There are four external interrupt signals.
External Interrupt Request Flags (IF0-IF3: \$000, \$001, \$022): IF0 and IF1 are set when the signals input to $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are falling, and IF2 and IF3 are set when the signals input to $\mathrm{INT}_{2}$ and $\mathrm{INT}_{3}$ are rising or falling, as listed in table 5. The $\mathrm{INT}_{2}$ and $\mathrm{INT}_{3}$ interrupt edges are selected by the detection edge select registers (ESR1, ESR2: \$026, \$027) as shown in figures 12 and 13.

Table 5 External Interrupt Request Flags (IF0-IF3: \$000, \$001, \$022)

| IF0-IF3 | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| Detection edge selection register 1 (ESR1: \$026) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Initial value | 3 |  | 2 | 1 | 0 |  |  |  |
|  | 0 |  | 0 | 0 | 0 |  |  |  |
| Read/Write | W |  | W | W | W |  |  |  |
| Bit name | ESR13 |  | ESR12 | ESR11 | ESR10 |  |  |  |
| ESR13 | ESR12 |  | ${ }_{3}$ detect | n edge |  | ESR11 | ESR10 | $\mathrm{INT}_{2}$ detection edge |
| 0 | 0 | No detection |  |  |  | 0 | 0 | No detection |
|  | 1 | Falling-edge detection |  |  |  |  | 1 | Falling-edge detection |
| 1 | 0 | Rising-edge detection |  |  |  | 1 | 0 | Rising-edge detection |
|  | 1 | Double-edge detection* |  |  |  |  | 1 | Double-edge detection* |

Figure 12 Detection Edge Selection Register 1 (ESR1)


Figure 13 Detection Edge Selection Register 2 (ESR2)
External Interrupt Masks (IM0-IM3: \$000, \$001, \$022): Prevent (mask) interrupt requests caused by the corresponding external interrupt request flags, as listed in table 6.

Table 6 External Interrupt Masks (IM0-IM3: \$000, \$001, \$022)

| $\mathbf{I M} 0-\mathbf{I M} 3$ | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer A Interrupt Request Flag (IFTA: \$001, Bit 2): Set by overflow output from timer A, as listed in table 7.

Table 7 Timer A Interrupt Request Flag (IFTA: \$001, Bit 2)

| IFTA | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Timer A Interrupt Mask (IMTA: \$001, Bit 3): Prevents (masks) an interrupt request caused by the timer A interrupt request flag, as listed in table 8.

## HD404849 Series

Table 8 Timer A Interrupt Mask (IMTA: \$001, Bit 3)

| IMTA | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer B Interrupt Request Flag (IFTB: \$002, Bit 0): Set by overflow output from timer B, as listed in table 9.

Table 9 Timer B Interrupt Request Flag (IFTB: \$002, Bit 0)

| IFTB | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Timer B Interrupt Mask (IMTB: \$002, Bit 1): Prevents (masks) an interrupt request caused by the timer B interrupt request flag, as listed in table 10.

Table 10 Timer B Interrupt Mask (IMTB: \$002, Bit 1)

| IMTB | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer C Interrupt Request Flag (IFTC: \$002, Bit 2): Set by overflow output from timer C, as listed in table 11.

Table 11 Timer C Interrupt Request Flag (IFTC: \$002, Bit 2)

| IFTC | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Timer C Interrupt Mask (IMTC: \$002, Bit 3): Prevents (masks) an interrupt request caused by the timer C interrupt request flag, as listed in table 12.

Table 12 Timer C Interrupt Mask (IMTC: \$002, Bit 3)

| IMTC | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer D Interrupt Request Flag (IFTD: \$003, Bit 0): Set by overflow output from timer D, or by the rising or falling edge of signals input to EVND when the input capture function is used, as listed in table 13.

Table 13 Timer D Interrupt Request Flag (IFTD: \$003, Bit 0)

| IFTD | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Timer D Interrupt Mask (IMTD: \$003, Bit 1): Prevents (masks) an interrupt request caused by the timer D interrupt request flag, as listed in table 14.

Table 14 Timer D Interrupt Mask (IMTD: \$003, Bit 1)

| IMTD | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

Serial Interrupt Request Flag (IFS: \$023, Bit 2): Set when data transfer is completed or when data transfer is suspended, as listed in table 15.

Table 15 Serial Interrupt Request Flag (IFS: \$023, Bit 2)

| IFS | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Serial Interrupt Mask (IMS: \$023, Bit 3): Prevents (masks) an interrupt request caused by the serial interrupt request flag, as listed in table 16.

Table 16 Serial Interrupt Mask (IMS: \$023, Bit 3)

| IMS | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

A/D Interrupt Request Flag (IFAD: \$003, Bit 2): Set at the completion of A/D conversion, as listed in table 17.

## HD404849 Series

Table 17 A/D Interrupt Request Flag (IFAD: \$003, Bit 2)

| IFAD | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

A/D Interrupt Mask (IMAD: \$003, Bit 3): Prevents (masks) an interrupt request caused by the A/D interrupt request flag, as listed in table 18.

Table 18 A/D Interrupt Mask (IMAD: \$003, Bit 3)

| IMAD | Interrupt Request |
| :--- | :--- |
| 0 | Enabled |
| 1 | Disabled (masked) |

## Operating Modes

The MCU has five operating modes as shown in table 19. The operations in each mode are listed in tables 20 and 21. Transitions between operating modes are shown in figure 14.

Table 19 Operating Modes and Clock Status

|  |  | Mode Name |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Active | Standby | Stop | Watch | Subactive*2 |
| Activation method |  | Reset cancellation, interrupt request STOPC cancellation in stop mode, STOP/SBY instruction in subactive mode (when direct transfer is selected) | SBY <br> instruction | STOP <br> instruction when TMA3 $=0$ | STOP <br> instruction when TMA3 $=1$ | $\overline{\mathrm{INT}}_{0}$ or timer A interrupt request from watch mode |
| Status | System oscillator | OP | OP | Stopped | Stopped | Stopped |
|  | Subsystem oscillator | OP | OP | $\mathrm{OP} *^{1}$ | OP | OP |
| Cancellation method |  | RESET input, STOP/SBY instruction | RESET input, interrupt request | RESET input, $\overline{\text { STOPC }}$ input in stop mode | RESET input $\overline{\mathrm{INT}}_{0}$ or timer A interrupt request | RESET input, STOP/SBY instruction |

Notes: OP implies in operation.

1. Operating or stopping the oscillator can be selected by setting bit 3 of the system clock select register (SSR: \$029).
2. Subactive mode is an optional function; specify it on the function option list.

## HD404849 Series

Table 20 Operations in Low-Power Dissipation Modes

| Function | Stop Mode | Watch Mode | Standby Mode | Subactive Mode $*^{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| CPU | Reset | Retained | Retained | OP |
| RAM | Retained | Retained | Retained | OP |
| Timer A | Reset | OP | OP | OP |
| Timer B | Reset | Stopped | OP | OP |
| Timer C | Reset | Stopped | OP | OP |
| Timer D | Reset | Stopped | OP | OP |
| Serial | Reset | Stopped $*^{3}$ | OP | OP |
| A/D | Reset | Stopped | OP | Stopped |
| LCD | Reset | OP* | OP | OP |
| I/O | Reset $*^{1}$ | Retained | Retained | OP |

Notes: OP implies in operation.

1. Output pins are at high impedance.
2. Subactive mode is an optional function specified on the function option list.
3. Transmission/reception is activated if a clock is input in external clock mode. However, interrupts stop.
4. When a $32-\mathrm{kHz}$ clock source is used.

Table 21 I/O Status in Low-Power Dissipation Modes

|  | Output | Input |  |
| :--- | :--- | :--- | :--- |
|  | Standby Mode, Watch Mode | Stop Mode | Active Mode, Subactive Mode |
| $\mathrm{D}_{0}-\mathrm{D}_{8}$ | Retained | High impedance | Input enabled |
| $\mathrm{D}_{10}, \mathrm{D}_{11}$ | - | - | Input enabled |
| R0-R3, R6, R7 | Retained or output of peripheral <br> functions | High impedance | Input enabled |



Figure 14 MCU Status Transitions

## HD404849 Series

Active Mode: All MCU functions operate according to the clock generated by the system oscillator $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$.

Standby Mode: In standby mode, the oscillators continue to operate, but the clocks related to instruction execution stop. Therefore, the CPU operation stops, but all RAM and register contents are retained, and the D or R port status, when set to output, is maintained. Peripheral functions such as interrupts, timers, and serial interface continue to operate. The power dissipation in this mode is lower than in active mode because the CPU stops.

The MCU enters standby mode when the SBY instruction is executed in active mode.
Standby mode is terminated by a $\overline{\text { RESET }}$ input or an interrupt request. If it is terminated by $\overline{\text { RESET }}$ input, the MCU is reset as well. After an interrupt request, the MCU enters active mode and executes the next instruction after the SBY instruction. If the interrupt enable flag is 1 , the interrupt is then processed; if it is 0 , the interrupt request is left pending and normal instruction execution continues. A flowchart of operation in standby mode is shown in figure 15.

## HD404849 Series



Figure 15 MCU Operation Flowchart
Stop Mode: In stop mode, all MCU operations stop and RAM data is retained. Therefore, the power dissipation in this mode is the least of all modes. The $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator stops. The X1 and X2 oscillator can be selected to operate by setting bit 3 of the system clock select register (SSR: \$029; operating: SSR3 $=0$, stop: $\operatorname{SSR} 3=1$ ) (figure 26 ). The MCU enters stop mode if the STOP instruction is executed in active mode when bit 3 of timer mode register A (TMA: $\$ 008$ ) is set to $0($ TMA3 $=0)$ (figure 41).

Stop mode is terminated by a $\overline{\text { RESET }}$ input or a $\overline{\text { STOPC }}$ input as shown in figure 16. $\overline{\text { RESET }}$ or $\overline{\text { STOPC }}$ must be applied for at least one $t_{R C}$ to stabilize oscillation (refer to the AC Characteristics section). When the MCU restarts after stop mode is cancelled, all RAM contents before entering stop mode are retained,

## HD404849 Series

but the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry flag, and serial data register cannot be guaranteed.


Figure 16 Timing of Stop Mode Cancellation
Watch Mode: In watch mode, the clock function (timer A) using the X1 and X2 oscillator and the LCD function operate, but other function operations stop. Therefore, the power dissipation in this mode is the second least to stop mode, and this mode is convenient when only clock display is used. In this mode, the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator stops, but the X 1 and X 2 oscillator operates. The MCU enters watch mode if the STOP instruction is executed in active mode when TMA3 $=1$, or if the STOP or SBY instruction is executed in subactive mode.

Watch mode is terminated by a $\overline{\text { RESET }}$ input or a timer- $\mathrm{A} / \overline{\mathrm{INT}}_{0}$ interrupt request. For details of $\overline{\mathrm{RESET}}$ input, refer to the Stop Mode section. When terminated by a timer-A/ $\overline{\mathrm{INT}}_{0}$ interrupt request, the MCU enters active mode if $\mathrm{LSON}=0$, or subactive mode if $\mathrm{LSON}=1$. After an interrupt request is generated, the time required to enter active mode is $t_{R C}$ for a timer $A$ interrupt, and $T_{X}\left(\right.$ where $\left.T+t_{R C}<T_{X}<2 T+t_{R C}\right)$ for an $\mathrm{INT}_{0}$ interrupt, as shown in figures 17 and 18.

Operation during mode transition is the same as that at standby mode cancellation (figure 15).

## HD404849 Series



Figure 17 Interrupt Frame

Miscellaneous register (MIS: \$00C)


| MIS3 | MIS2 | MIS1 | MISO | T*1 | $\mathrm{t}_{\text {RC }}{ }^{* 1}$ | Oscillation circuit conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Buffer control. <br> Refer to figure 38. |  | 0 | 0 | 0.24414 ms | 0.12207 ms | External clock input |
|  |  | $0.24414 \mathrm{~ms}^{* 2}$ |  |  |  |
|  |  |  | 0 | 1 | 15.625 ms | 7.8125 ms | Ceramic oscillator |
|  |  | 1 | 0 | 62.5 ms | 31.25 ms | Crystal oscillator |
|  |  | 1 | 1 | Not used |  | - |

Notes: 1. The values of $T$ and $t_{R C}$ are applied when a $32.768-\mathrm{kHz}$ crystal oscillator is used.
2. The value is applied only when direct transfer operation is used.

Figure 18 Miscellaneous Register (MIS)
Subactive Mode: The $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator stops and the MCU operates with a clock generated by the X 1 and X 2 oscillator. In this mode, functions except the $\mathrm{A} / \mathrm{D}$ conversion operate. However, because the operating clock slows down, power dissipation is reduced, next least to watch mode.

## HD404849 Series

The CPU instruction execution speed can be selected as $244 \mu$ s or $122 \mu$ sy setting bit 2 (SSR2) of the system clock select register (SSR: \$029). Note that the SSR2 value must be changed in active mode. If the value is changed in subactive mode, the MCU may malfunction.

When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active mode, depending on the statuses of the low speed on flag (LSON: \$020, bit 0 ) and the direct transfer on flag (DTON: \$020, bit 3).

Interrupt Frame: In watch and subactive modes, $\phi_{\text {CLK }}$ is applied to timer A and the $\overline{\mathrm{INT}}_{0}$ circuit. Prescaler W and timer A operate as the time-base and generate the timing clock for the interrupt frame. Three interrupt frame lengths (T) can be selected by setting the miscellaneous register (MIS: \$00C) (figure 18).

In watch and subactive modes, a timer- $\mathrm{A} / \overline{\mathrm{INT}}_{0}$ interrupt is generated synchronously with the interrupt frame. An interrupt request is generated synchronously with an interrupt strobe except during transition to active mode. The falling edge of the $\overline{\mathrm{INT}}_{0}$ signal is input asynchronously with the interrupt frame timing, but it is regarded as input synchronously with the second interrupt strobe clock after the falling edge. An overflow and interrupt request in timer A is generated synchronously with the interrupt strobe.

Direct Transition from Subactive Mode to Active Mode: Available by controlling the direct transfer on flag (DTON: \$020, bit 3) and the low speed on flag (LSON: \$020, bit 0). The procedures are described below:

- Set LSON to 0 and DTON to 1 in subactive mode.
- Execute the STOP or SBY instruction.
- The MCU automatically enters active mode from subactive mode after waiting for the MCU internal processing time and oscillation stabilization time (figure 19).

Notes: 1. The DTON flag ( $\$ 020$, bit 3 ) can be set only in subactive mode. It is always reset in active mode.
2. The transition time $\left(\mathrm{T}_{\mathrm{D}}\right)$ from subactive mode to active mode:
$\mathrm{t}_{\mathrm{RC}}<\mathrm{T}_{\mathrm{D}}<\mathrm{T}+\mathrm{t}_{\mathrm{RC}}$


Figure 19 Direct Transition Timing

## HD404849 Series

Stop Mode Cancellation by $\overline{\text { STOPC }}$ : The MCU enters active mode from stop mode by inputting $\overline{\text { STOPC }}$ or $\overline{\text { RESET. In either case, the MCU starts instruction execution from the starting address (address } 0 \text { ) of the }}$ program. However, the value of the RAM enable flag (RAME: \$021, bit 3) differs between cancellation by
 RAME $=1 . \overline{\text { RESET }}$ can cancel all modes, but $\overline{\text { STOPC }}$ is valid only in stop mode; $\overline{\text { STOPC }}$ input is ignored in other modes. Therefore, when the program needs to confirm that stop mode has been cancelled by $\overline{\text { STOPC }}$ (for example, when the RAM contents before entering stop mode are used after transition to active mode), execute the TEST instruction on the RAM enable flag (RAME) at the beginning of the program.

MCU Operation Sequence: The MCU operates in the sequence shown in figures 20 to 22 . It is reset by an asynchronous $\overline{\mathrm{RESET}}$ input, regardless of its status.

The low-power mode operation sequence is shown in figure 22. With the IE flag cleared and an interrupt flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt flags are cleared or all interrupts are masked.


Figure 20 MCU Operating Sequence (Power On)

## HD404849 Series



Figure 21 MCU Operating Sequence (MCU Operation Cycle)


Figure 22 MCU Operating Sequence (Low-Power Mode Operation)

## Notes on Use:

- When the MCU is in watch mode or subactive mode, if the high level period before the falling edge of $\overline{\mathrm{INT}}_{0}$ is shorter than the interrupt frame, $\overline{\mathrm{INT}}_{0}$ will not be detected. Also, if the low level period after the falling edge of $\overline{\mathrm{INT}}_{0}$ is shorter than the interrupt frame, $\overline{\mathrm{INT}}_{0}$ will not be detected.
Edge detection is shown in figure 23. The level of the $\overline{\mathrm{INT}}_{0}$ signal is sampled by a sampling clock.
When this sampled value changes from high to low, a falling edge is detected.


## HD404849 Series

In figure 24, the level of the $\overline{\mathrm{INT}}_{0}$ signal is sampled by an interrupt frame. In (a) the sampled value is low at point A , and also low at point B . Therefore, a falling edge will not be detected. In (b), the sampled value is high at point A, and also high at point B. A falling edge will not be detected in this case either.
When the MCU is in watch mode or subactive mode, keep the high level and low level period of $\overline{\mathrm{INT}}_{0}$ longer than the interrupt frame.


Figure 23 Edge Detection


Figure 24 Sampling Example

## HD404849 Series

## Internal Oscillator Circuit

A block diagram of the clock generation circuit is shown in figure 25. As shown in table 22, a ceramic or crystal oscillator can be connected to $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$, and a $32.768-\mathrm{kHz}$ oscillator can be connected to X 1 and X2. The system oscillator can also be operated by an external clock. Bit 1 (SSR1) of the system clock select register (SSR: \$029) must be set according to the fre quency of the oscillator connected to $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ (figure 26).

Note: If the system clock select register (SSR: \$029) setting does not match the oscillator frequency, subsystems using the $32.768-\mathrm{kHz}$ oscillation will malfunction.


Figure 25 Clock Generation Circuit

## HD404849 Series

## System clock select register (SSR: \$029)

| Bit | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Initial value | 0 | 0 | 0 | - |
| Read/Write | W | W | W | - |
| Bit name | SSR3* | SSR2 | SSR1 | used |


| SSR3 | $32-\mathrm{kHz}$ oscillation stop |
| :---: | :--- |
| 0 | Oscillation operates in stop mode |
| 1 | Oscillation stops in stop mode |


| SSR1 | System oscillation frequency selection |
| :---: | :--- |
| 0 | $0.4 \mathrm{MHz}-1.0 \mathrm{MHz}$ |
| 1 | $1.6 \mathrm{MHz}-4.5 \mathrm{MHz}$ |


| SSR2 | $32-\mathrm{kHz}$ oscillation division <br> ratio selection |
| :---: | :--- |
| 0 | $\mathrm{f}_{\mathrm{SUB}}=\mathrm{f}_{\mathrm{X}} / 8$ |
| 1 | $\mathrm{f}_{\text {SUB }}=\mathrm{f}_{\mathrm{X}} / 4$ |

Note: *SSR3 is cleared only by a $\overline{\text { RESET input. SSR3 will not be cleared by a } \overline{\text { STOPC }} \text { input during }}$ stop mode, and will retain its value.
SSR3 will also not be cleared upon entering stop mode.
Figure 26 System Clock Select Register

## HD404849 Series



Figure 27 Typical Layout of Crystal and Ceramic Oscillators

## HD404849 Series

Table 22 Oscillator Circuit Examples

| Circuit Configuration |  | Circuit Constants |
| :---: | :---: | :---: |
| External clock operation | External <br> oscillator  <br>   <br> Open OSC $_{1}$ <br>  OSC $_{2}$ |  |
| Ceramic oscillator ( $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ ) |  | Ceramic oscillator: CSA4.00MG (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF} \pm 20 \% \end{aligned}$ |
| Crystal oscillator $\left(\mathrm{OSC}_{1}, \mathrm{OSC}_{2}\right.$ ) |  | $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=10 \text { to } 22 \mathrm{pF} \pm 20 \% \end{aligned}$ <br> Equivalent circuit of crystal oscillator shown at left. <br> $\mathrm{C}_{0}$ : 7 pF max <br> $\mathrm{R}_{\mathrm{S}}$ : $100 \Omega$ max |
| Crystal oscillator (X1, X2) |  | Crystal: 32.768 kHz: MX38T <br> (Nippon Denpa) $\mathrm{C}_{1}=\mathrm{C}_{2}=20 \mathrm{pF} \pm 20 \%$ <br> $R_{s}: 14 \mathrm{k} \Omega$ <br> $\mathrm{C}_{0}: 1.5 \mathrm{pF}$ |

Notes: 1. Circuit constants differ by the different types of crystal oscillators and ceramic oscillators, and with the stray capacitance of the board, so consult the manufacturer of the oscillator to determine the circuit parameters.
2. The wiring between the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ pins ( X 1 and X 2 pins) and the other elements should be as short as possible, and must not cross other wiring. Refer to figure 27.
3. If not using a $32.768-\mathrm{kHz}$ crystal oscillator, fix the X 1 pin to $\mathrm{V}_{\mathrm{cc}}$ and leave the X 2 pin open.

## HD404849 Series

## Input/Output

The MCU has 33 input/output pins ( $\mathrm{D}_{0}-\mathrm{D}_{8}, \mathrm{R} 0-\mathrm{R} 3$, R6, and R7) and two input pins $\left(\mathrm{D}_{10}, \mathrm{D}_{11}\right)$. The features are described below.

- Nine pins $\left(\mathrm{D}_{0}-\mathrm{D}_{8}\right)$ are high-current input/output pins.
- The $\mathrm{D}_{10}, \mathrm{D}_{11}, \mathrm{RO}_{0}-\mathrm{R} 0_{2}, \mathrm{R} 1-\mathrm{R} 3, \mathrm{R} 6$, and R 7 input/output pins are multiplexed with peripheral function pins such as for the timers or serial interface. For these pins, the peripheral function setting is done prior to the D or R port setting. Therefore, when a peripheral function is selected for a pin, the pin function and input/output selection are automatically switched according to the setting.
- Input or output selection for input/output pins and port or peripheral function selection for multiplexed pins are set by software.
- Peripheral function output pins are CMOS output pins. Only the $\mathrm{R} 2_{3} / \mathrm{SO}$ pin can be set to NMOS opendrain output by software.
- In stop mode, the MCU is reset, and therefore peripheral function selection is cancelled. The data control register (DCD, DCR) is also reset, so input/output pins go to the high-impedance state.
- Each input/output pin has a built-in pull-up MOS, which can be individually turned on or off by software.

I/O buffer configuration is shown in figure 28, programmable I/O circuits are listed in table 23, and I/O pin circuit types are shown in table 24.

## Table 23 Programmable I/O Circuits

| MIS3 (bit $\mathbf{3}$ of MIS) | $\mathbf{0}$ | $\mathbf{1}$ |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| DCD, DCR | $\mathbf{0}$ |  | $\mathbf{1}$ |  | $\mathbf{0}$ |  | $\mathbf{1}$ |  |  |
| PDR |  | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| CMOS buffer | PMOS | - | - | - | On | - | - | - |  |
|  | NMOS | - | - | On | - | - | - | On |  |
| Pull-up MOS |  | - | - | - | - | - | On | - |  |

Note: - indicates off status.

## HD404849 Series



Figure 28 I/O Buffer Configuration

Table 24 Circuit Configurations of I/O Pins


## HD404849 Series



Note: The MCU is reset in stop mode, and an peripheral function selections are cancelled. The I/O control register is reset, so the input/output pins enter high-impedance state.

D Port: Consist of nine input/output pins and two input pins addressed by one bit. $\mathrm{D}_{0}-\mathrm{D}_{8}$ are high-current $\mathrm{I} / \mathrm{O}$ pins, and $\mathrm{D}_{10}$ and $\mathrm{D}_{11}$ are input-only pins.

Pins $D_{0}-D_{8}$ are set by the SED and SEDD instructions, and reset by the RED and REDD instructions. Output data is stored in the port data register (PDR) for each pin. All pins of the D port are tested by the TD and TDD instructions.

The on/off statuses of the output buffers are controlled by D port data control registers (DCD0-DCD2: $\$ 02 \mathrm{C}-\$ 02 \mathrm{E}$ ) that are mapped to memory addresses (figure 29).

Pins $\mathrm{D}_{10}$ and $\mathrm{D}_{11}$ are multiplexed with peripheral function pins $\overline{\mathrm{STOPC}}$ and $\overline{\mathrm{NT}}_{0}$, respectively. The peripheral function modes of these pins are selected by bits 2 and 3 (PMRC2, PMRC3) of port mode register C (PMRC: \$025) (figure 34).

R Ports: 24 input/output pins addressed in 4-bit units. Data is input to these ports by the LAR and LBR instructions, and output from them by the LRA and LRB instructions. Output data is stored in the port data register (PDR) for each pin. The on/off statuses of the output buffers of the R ports are controlled by R port data control registers (DCR0-DCR3, DCR6, DCR7: \$030-\$033, \$036, \$037) that are mapped to memory addresses (figure 29).

## HD404849 Series

Pins $\mathrm{R} 0_{0}-\mathrm{R} 0_{2}$ are multiplexed with peripheral pins $\overline{\mathrm{INT}}_{1}-\mathrm{INT}_{3}$, respectively. The peripheral function modes of these pins are selected by bits $0-2$ (PMRB0-PMRB2) of port mode register B (PMRB: \$024) (figure 30).

Pins $R 1_{0}-R 1_{2}$ are multiplexed with peripheral pins TOB, TOC, and TOD, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (TMB20, TMB21) of timer mode register B2 (TMB2: \$013), bits $0-2$ (TMC20-TMC22) of timer mode register C2 (TMC2: \$014), and bits $0-3$ (TMD20-TMD23) of timer mode register D2 (TMD2: \$015) (figures 32, 31, and 33).

Pins $\mathrm{R} 1_{3}$ and $\mathrm{R} 2_{0}$ are multiplexed with peripheral pins $\overline{\mathrm{EVNB}}$ and EVND, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (PMRC0, PMRC1) of port mode register C (PMRC: \$025) (figure 34).

Pins R2 $2_{1}-\mathrm{R} 2_{3}$ are multiplexed with peripheral pins $\overline{\mathrm{SCK}}$, SI, and SO, respectively. The peripheral function modes of these pins are selected by bit 3 (SMRA3) of serial mode register A (SMRA: \$005), and bits 0 and 1 (PMRA0, PMRA1) of port mode register A (PMRA: \$004), as shown in figures 35 and 36.

Ports R6 and R7 are multiplexed with segment pins SEG13-SEG20, respectively. The function modes of these pins can be selected in 4-pin units by setting LCD output register 3 (LOR3: \$01F) (figure 37).

## HD404849 Series

|  | Data control register (DCD0 to DCD2: $\$ 02 \mathrm{C}$ to $\$ 02 \mathrm{E})$ <br>  (DCR0 to DCR7: $\$ 030$ to $\$ 037$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DCD0, DCD1 |  |  |  |  |  |
|  | Bit | 3 | 2 | 1 | 0 |  |
|  | Initial value | 0 | 0 | 0 | 0 |  |
|  | Read/Write | W | W | W | W |  |
|  | Bit name | $\begin{aligned} & \text { DCD03, } \\ & \text { DCD13 } \end{aligned}$ | $\begin{aligned} & \text { DCD02, } \\ & \text { DCD12 } \end{aligned}$ | $\begin{aligned} & \text { DCD01, } \\ & \text { DCD11 } \end{aligned}$ | $\begin{aligned} & \text { DCD00, } \\ & \text { DCD10 } \end{aligned}$ |  |
|  | DCD2 |  |  |  |  |  |
|  | Bit | 3 | 2 | 1 | 0 |  |
|  | Initial value | - | - | - | 0 |  |
|  | Read/Write | - | - | - | W |  |
|  | Bit name | Not used Not used Not used |  |  | DCD20 |  |
|  | DCR0 to DCR3, DCR6, DCR7 |  |  |  |  |  |
|  | Bit | 3 | 2 | 1 | 0 |  |
|  | Initial value | 0 | 0 | 0 | 0 |  |
|  | Read/Write | W | W | W | W |  |
|  | Bit name | $\begin{gathered} \text { DCR03- } \\ \text { DCR33 } \\ \text { DCR63- } \\ \text { DCR73 } \end{gathered}$ | $\begin{gathered} \text { DCR02- } \\ \text { DCR32 } \\ \text { DCR62- } \\ \text { DCR72 } \end{gathered}$ | DCR01- DCR00- <br> DCR31 DCR30 <br> DCR61- DCR60-  <br> DCR71 DCR70 |  |  |
|  | All Bits | CMOS Buffer On/Off Selection |  |  |  |  |
|  | 0 | Off (high-impedance) |  |  |  |  |
|  | 1 On |  |  |  |  |  |
| Correspondence between ports and DCD/DCR bits |  |  |  |  |  |  |
| Register Name | Bit 3 | Bit 2 |  | Bit 1 | Bit 0 |  |
| DCD0 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ |  | $\mathrm{D}_{1}$ |  | $\mathrm{D}_{0}$ |
| DCD1 | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ |  | $\mathrm{D}_{5}$ |  | $\mathrm{D}_{4}$ |
| DCD2 | - | - |  | - |  | $\mathrm{D}_{8}$ |
| DCR0 | $\mathrm{RO}_{3}$ | $\mathrm{RO}_{2}$ |  | $\mathrm{R} 0_{1}$ |  | $\mathrm{RO}_{0}$ |
| DCR1 | $\mathrm{R} 1_{3}$ | $\mathrm{R} 1_{2}$ |  | $\mathrm{R} 1_{1}$ |  | $\mathrm{R} 1_{0}$ |
| DCR2 | $\mathrm{R}_{2}$ | $\mathrm{R} 2_{2}$ |  | $\mathrm{R} 2_{1}$ |  | $\mathrm{R} 2_{0}$ |
| DCR3 | $\mathrm{R}_{3}$ | R32 |  | R3 ${ }_{1}$ |  | R 30 |
| DCR6 | $\mathrm{R6}_{3}$ | R62 |  | R61 |  | R60 |
| DCR7 | $\mathrm{R}_{3}$ | $\mathrm{R} 7_{2}$ |  | R71 |  | $R 70$ |

Figure 29 Data Control Registers (DCD, DCR)

## Port mode register B (PMRB: \$024)

| Bit | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Initial value | - | 0 | 0 | 0 |
| Read/Write | - | W | W | W |
| Bit name | Not used PMRB2 |  |  |  |


| PMRB2 | $\mathrm{RO}_{2} / \mathrm{INT}_{3}$ mode selection |
| :---: | :--- |
| 0 | $\mathrm{RO}_{2}$ |
| 1 | $\mathrm{INT}_{3}$ |


| PMRB0 | $\mathrm{RO}_{0} / \overline{\mathrm{INT}}_{1}$ mode selection |
| :---: | :--- |
| 0 | $\mathrm{RO}_{0}$ |
| 1 | $\overline{\mathrm{INT}}_{1}$ |


| PMRB1 | $\mathrm{RO}_{1} / \mathrm{INT}_{2}$ mode selection |
| :---: | :--- |
| 0 | $\mathrm{RO}_{1}$ |
| 1 | INT |

Figure 30 Port Mode Register B (PMRB)

| Timer mode register C2 (TMC2: \$014) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |  |  |
| Initial value | - | 0 | 0 | 0 |  |  |
| Read/Write | - | R/W | R/W | R/W |  |  |
| Bit name | Not used | TMC22 | TMC21 | TMC20 |  |  |
|  |  | TMC22 | TMC21 | TMC20 | R11/TOC mode selection |  |
|  |  | 0 | 0 | 0 | R11 | R11 port |
|  |  |  |  | 1 | TOC | Toggle output |
|  |  |  | 1 | 0 | TOC | 0 output |
|  |  |  |  | 1 | TOC | 1 output |
|  |  | 1 | 0 | 0 | - | Inhibited |
|  |  |  |  | 1 |  |  |
|  |  |  | 1 | 0 |  |  |
|  |  |  |  | 1 | TOC | PWM output |

Figure 31 Timer Mode Register C2 (TMC2)

## HD404849 Series

Timer mode register B2 (TMB2: \$013)


| TMB21 | TMB20 | $\mathrm{R} 1_{0} /$ TOB mode selection |  |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $R 1_{0}$ | $\mathrm{R} 1_{0}$ port |
|  | 1 | TOB | Toggle output |
| 1 | 0 | TOB | 0 output |
|  | 1 | TOB | 1 output |

Figure 32 Timer Mode Register B2 (TMB2)

Timer mode register D2 (TMD2: \$015)
Bit
Initial value
Read/Write
Bit name


| TMD23 | TMD22 | TMD21 | TMD20 | $\mathrm{R} 1_{2} /$ | mode selection |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | R12 | $\mathrm{R} 1_{2}$ port |
|  |  |  | 1 | TOD | Toggle output |
|  |  | 1 | 0 | TOD | 0 output |
|  |  |  | 1 | TOD | 1 output |
|  | 1 | 0 | 0 | - | Inhibited |
|  |  |  | 1 |  |  |
|  |  | 1 | 0 |  |  |
|  |  |  | 1 | TOD | PWM output |
| 1 | Don't care | Don't care | Don't care | $\mathrm{R} 1_{2}$ | Input capture ( $\mathrm{R} 1_{2}$ port) |

Figure 33 Timer Mode Register D2 (TMD2)

## Port mode register C (PMRC: \$025)



| PMRC3 | $\mathrm{D}_{11} / \overline{\mathrm{NT}}_{0}$ mode selection |
| :---: | :--- |
| 0 | $\mathrm{D}_{11}$ |
| 1 | $\overline{\mathrm{NT}}_{0}$ |


| PMRC1 | R2 $2_{0} /$ EVND mode selection |
| :---: | :--- |
| 0 | R2 $_{0}$ |
| 1 | EVND |


| PMRC2 | $D_{10} / \overline{\text { STOPC }}$ mode selection |
| :---: | :--- |
| 0 | $D_{10}$ |
| 1 | $\overline{\text { STOPC }}$ |


| PMRC0 | $\mathrm{R} 1_{3} / \overline{\mathrm{EVNB}}$ mode selection |
| :---: | :--- |
| 0 | $\mathrm{R} 1_{3}$ |
| 1 | $\overline{\mathrm{EVNB}}$ |

Note: * PMRC2 is reset to 0 only by $\overline{\text { RESET input. When STOPC is input in stop }}$ mode, PMRC2 is not reset but retains its value.

Figure 34 Port Mode Register C (PMRC)

## Serial mode register A (SMRA: \$005)

|  | 3 |  | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 0 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | SMRA3 | SMRA2 | SMRA1 | SMRA0 |


| SMRA3 | $\mathrm{R} 2_{1} / \overline{\mathrm{SCK}}$ mode selection | SMRA2 | SMRA1 | SMRAO | $\overline{\text { SCK }}$ | Clock source | Prescaler division ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{R} 2_{1}$ | 0 | 0 | 0 | Output | Prescaler | $\div 2048$ |
| 1 | $\overline{\text { SCK }}$ |  |  | 1 | Output | Prescaler | $\div 512$ |
|  |  |  | 1 | 0 | Output | Prescaler | $\div 128$ |
|  |  |  |  | 1 | Output | Prescaler | $\div 32$ |
|  |  | 1 | 0 | 0 | Output | Prescaler | $\div 8$ |
|  |  |  |  | 1 | Output | Prescaler | $\div 2$ |
|  |  |  | 1 | 0 | Output | System clock | - |
|  |  |  |  | 1 | Input | External clock | - |

Figure 35 Serial Mode Register A (SMRA)

## HITACHI

## HD404849 Series

Port mode register A (PMRA: \$004)


| PMRA1 | $\mathrm{R} 2_{2} /$ SI mode selection |
| :---: | :--- |
| 0 | $\mathrm{R} 2_{2}$ |
| 1 | SI |
|  |  |

Figure 36 Port Mode Register A (PMRA)


Figure 37 LCD Output Register 3 (LOR3)
Pull-Up MOS Transistor Control: A program-controlled pull-up MOS transistor is provided for each input/output pin other than input-only pins $\mathrm{D}_{10}$ and $\mathrm{D}_{11}$. The on/off status of all these transistors is controlled by bit 3 (MIS3) of the miscellaneous register (MIS: \$00C), and the on/off status of an individual transistor can also be controlled by the port data register (PDR) of the corresponding pin—enabling on/off control of that pin alone (table 23 and figure 38).

The on/off status of each transistor and the peripheral function mode of each pin can be set independently.

## HD404849 Series



Figure 38 Miscellaneous Register (MIS)
How to Deal with Unused I/O Pins: I/O pins that are not needed by the user system (floating) must be connected to $\mathrm{V}_{\mathrm{CC}}$ to prevent LSI malfunctions due to noise. These pins must either be pulled up to $\mathrm{V}_{\mathrm{CC}}$ by their pull-up MOS transistors or by resistors of about $100 \mathrm{k} \Omega$.

## HD404849 Series

## Prescalers

The MCU has two prescalers, $S$ and $W$.
The prescaler operating conditions are listed in table 25, and the prescalers output supply is shown in figure 39. The timer A-D input clocks except external events, the serial transmit clock except the external clock, and the LCD controller/driver operating clock are selected from the prescaler outputs, depending on corresponding mode registers.

## Prescaler Operation

Prescaler S: 11-bit counter that inputs the system clock signal. After being reset to $\$ 000$ by MCU reset, prescaler $S$ divides the system clock. Prescaler $S$ keeps counting, except in watch and subactive modes and at MCU reset.

Prescaler W: Five-bit counter that inputs the divided X1 input clock signal (32-kHz crystal oscillation). After being reset to $\$ 00$ by MCU reset, prescaler W divides the input clock. Prescaler W can be reset by software.

Table 25 Prescaler Operating Conditions

| Prescaler | Input Clock | Reset Conditions | Stop Conditions |
| :--- | :--- | :--- | :--- |
| Prescaler S | System clock (in active and standby <br> mode), subsystem clock (in subactive <br> mode) | MCU reset | MCU reset, stop mode, <br> watch mode |
| Prescaler W | 32-kHz crystal oscillation | MCU reset, software | MCU reset, stop mode |



Figure 39 Prescaler Output Supply

## Timers

The MCU has four timer/counters (A to D).

- Timer A: Free-running timer
- Timer B: Multifunction timer
- Timer C: Multifunction timer
- Timer D: Multifunction timer

Timer A is an 8 -bit free-running timer. Timers $\mathrm{B}-\mathrm{D}$ are 8 -bit multifunction timers, whose functions are listed in table 26. The operating modes are selected by software.

Table 26 Timer Functions

| Functions |  | Timer A | Timer B | Timer C | Timer D |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock source | Prescaler S | Available | Available | Available | Available |
|  | Prescaler W | Available | - | - | - |
|  | External event | - | Available | - | Available |
| Timer functions | Free-running | Available | Available | Available | Available |
|  | Time-base | Available | - | - | - |
|  | Event counter | - | Available | - | Available |
|  | Reload | - | Available | Available | Available |
|  | Watchdog | - | - | Available | - |
|  | Input capture | - | - | - | Available |
| Timer outputs | Toggle | - | Available | Available | Available |
|  | 0 output | - | Available | Available | Available |
|  | 1 output | - | Available | Available | Available |
|  | PWM | - | - | Available | Available |

Note: - implies not available.

## Timer A

Timer A Functions: Timer A has the following functions.

- Free-running timer
- Clock time-base

The block diagram of timer A is shown in figure 40.

## HD404849 Series



Figure 40 Block Diagram of Timer A

## Timer A Operations:

- Free-running timer operation: The input clock for timer A is selected by timer mode register A (TMA: \$008).

Timer A is reset to $\$ 00$ by MCU reset and incremented at each input clock. If an input clock is applied to timer A after it has reached $\$ \mathrm{FF}$, an overflow is generated, and timer A is reset to $\$ 00$. The overflow sets the timer A interrupt request flag (IFTA: $\$ 001$, bit 2 ). Timer A continues to be incremented after reset to $\$ 00$, and therefore it generates regular interrupts every 256 clocks.

- Clock time-base operation: Timer A is used as a clock time-base by setting bit 3 (TMA3) of timer mode register A (TMA: $\$ 008$ ) to 1 . The prescaler W output is applied to timer A, and timer A generates interrupts at the correct timing based on the $32.768-\mathrm{kHz}$ crystal oscillation. In this case, prescaler W and timer A can be reset to $\$ 00$ by software.

Registers for Timer A Operation: Timer A operating modes are set by the following registers.

- Timer mode register A (TMA: \$008): Four-bit write-only register that selects timer A's operating mode and input clock source as shown in figure 41.

Timer mode register A (TMA: \$008)
Bit
Initial value
Read/Write
Bit name

| 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| W | W | W | W |
| TMA3 | TMA2 | TMA1 | TMA0 |


| TMA3 | TMA2 | TMA1 | TMA0 | Source prescaler | Input clock frequency | Operating mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | PSS | $2048 \mathrm{t}_{\text {cyc }}$ | Timer A mode |
|  |  |  | 1 | PSS | $1024 \mathrm{t}_{\text {cyc }}$ |  |
|  |  | 1 | 0 | PSS | $512 \mathrm{t}_{\text {cyc }}$ |  |
|  |  |  | 1 | PSS | $128 \mathrm{t}_{\text {cyc }}$ |  |
|  | 1 | 0 | 0 | PSS | $32 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  |  | 1 | PSS | $8 \mathrm{t}_{\text {cyc }}$ |  |
|  |  | 1 | 0 | PSS | $4 t_{\text {cyc }}$ |  |
|  |  |  | 1 | PSS | $2 \mathrm{t}_{\mathrm{cyc}}$ |  |
| 1 | 0 | 0 | 0 | PSW | 32twcyc | Time-base mode |
|  |  |  | 1 | PSW | 16twcyc |  |
|  |  | 1 | 0 | PSW | 8twcyc |  |
|  |  |  | 1 | PSW | 2 2wcyc $^{\text {c }}$ |  |
|  | 1 | 0 | 0 | PSW | 1/2twcyc |  |
|  |  |  | 1 | Inhibited |  |  |
|  |  | 1 | Don't care | PSW and | TCA reset |  |

Note: 1. $\mathrm{t}_{\mathrm{Wcyc}}=244.14 \mu \mathrm{~s}$ (when a $32.768-\mathrm{kHz}$ crystal oscillator is used)
2. Timer counter overflow output period (seconds) = input clock period (seconds) 256.
3. If PSW or TCA reset is selected while the LCD is operating, LCD operation halts (power switch goes off and all SEG and COM pins are grounded).
When an LCD is connected for display, the PSW and TCA reset periods must be set in the program to the minimum.
4. The division ratio must not be modified during time-base mode operation, otherwise an overflow cycle error will occur.

Figure 41 Timer Mode Register A (TMA)

## HITACHI

## HD404849 Series

## Timer B

Timer B Functions: Timer B has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0 , and 1 outputs)

The block diagram of timer B is shown in figure 42.


Figure 42 Block Diagram of Timer B

## HD404849 Series

## Timer B Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register B1 (TMB1: \$009).
Timer B is initialized to the value set in timer write register B (TWBL: \$00A, TWBU: \$00B) by software and incremented by one at each clock input. If an input clock is applied to timer B after it has reached $\$ F F$, an overflow is generated. In this case, if the reload timer function is enabled, timer $B$ is initialized to its initial value set in timer write register $B$; if the free-running timer function is enabled, the timer is initialized to $\$ 00$ and then incremented again.
The overflow sets the timer B interrupt request flag (IFTB: \$002, bit 0). IFTB is reset by software or MCU reset. Refer to figure 3 and table 1 for details.
- External event counter operation: Timer B is used as an external event counter by selecting external event input as the input clock source. In this case, pin $R 1_{3} / \overline{\mathrm{EVNB}}$ must be set to $\overline{\mathrm{EVNB}}$ by port mode register C (PMRC: \$025).
Timer $B$ is incremented by one at each falling edge of signals input to pin $\overline{\text { EVNB }}$. The other operations are basically the same as the free-running/reload timer operation.
- Timer output operation: The following three output modes can be selected for timer B by setting timer mode register B2 (TMB2: \$013).
- Toggle
- 0 output
- 1 output

By selecting the timer output mode, pin $\mathrm{R} 1_{0} / \mathrm{TOB}$ is set to TOB. The output from TOB is reset low by MCU reset.

- Toggle output: When toggle output mode is selected, the output level is inverted if a clock is input after timer B has reached \$FF. By using this function and reload timer function, clock signals can be output at a required frequency for the buzzer. The output waveform is shown in figure 43 (1).
- 0 output: When 0 output mode is selected, the output level is pulled low if a clock is input after timer B has reached $\$ F F$. Note that this function must be used only when the output level is high.
- 1 output: When 1 output mode is selected, the output level is set high if a clock is input after timer B has reached \$FF. Note that this function must be used only when the output level is low.


## HD404849 Series

(1) Toggle output waveform (timers B, C, and D)

Free-running timer


Reload timer

(2) PWM output waveform (timers C and D)


Note: The waveform is always fixed low when $\mathrm{N}=\$$ FF.
T : Input clock period to counter (the clock source and frequency division ratio are controlled in timer mode registers B1, C1, and D1)
$N$ : The value in timer write registers $C$ and $D$
Figure 43 Timer Output Waveform

Registers for Timer B Operation: By using the following registers, timer B operation modes are selected and the timer B count is read and written.
— Timer mode register B1 (TMB1: \$009)

- Timer mode register B2 (TMB2: \$013)
— Timer write register B (TWBL: \$00A, TWBU: \$00B)
— Timer read register B (TRBL: \$00A, TRBU: \$00B)
— Port mode register C (PMRC: \$025)
- Timer mode register B1 (TMB1: \$009): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and prescaler division ratio as shown in figure 44 . It is reset to $\$ 0$ by MCU reset.


## HD404849 Series

Timer mode register B1 (TMB1: \$009)

|  | 3 |  | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 0 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | TMB13 | TMB12 | TMB11 | TMB10 |


| TMB13 | Free-running/reload <br> timer selection |
| :---: | :--- |
| 0 | Free-running timer |
| 1 | Reload timer |


| TMB12 | TMB11 | TMB10 | Input clock period and input clock source |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 2048t ${ }_{\text {cyc }}$ |
|  |  | 1 | $512 \mathrm{t}_{\text {cyc }}$ |
|  | 1 | 0 | $128 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $32 \mathrm{t}_{\text {cyc }}$ |
| 1 | 0 | 0 | $8 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $4 t_{\text {cyc }}$ |
|  | 1 | 0 | $2 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $\mathrm{R} 1_{3} / \overline{\mathrm{EVNB}}$ (external event input) |

Figure 44 Timer Mode Register B1 (TMB1)
Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register B1 write instruction. A timer B initialization by writing to timer write register B (TWBL: \$00A, TWBU: \$00B) must be programmed to occur after a mode change becomes valid.

- Timer mode register B2 (TMB2: \$013): Two-bit read/write register that selects the timer B output mode as shown in figure 45 . It is reset to $\$ 0$ by MCU reset.


## Timer mode register B2 (TMB2: \$013)



Figure 45 Timer Mode Register B2 (TMB2)

- Timer write register B (TWBL: \$00A, TWBU: \$00B): Write-only register consisting of a lower digit (TWBL) and upper digit (TWBU). The lower digit is reset to $\$ 0$ by MCU reset, but the upper digit value cannot be guaranteed. See figures 46 and 47.


## HD404849 Series

Timer B is initialized by writing to timer write register B (TWBL: \$00A, TWBU: \$00B). In this case, the lower digit (TWBL) must be written to first, but writing only to the lower digit does not change the timer B value. Timer B is initialized to the value in timer write register B at the same time the upper digit (TWBU) is written to. When timer write register $B$ is written to again and if the lower digit value needs no change, writing only to the upper digit initializes timer B .

Timer write register B (lower digit) (TWBL: \$00A)

|  | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 3 | 0 | 0 |  |
| Initial value | 0 | 0 | 0 | W |
| Read/Write | W | W | W | W |
| Bit name | TWBL3 | TWBL2 | TWBL1 | TWBL0 |

Figure 46 Timer Write Register B Lower Digit (TWBL)

| Timer write register B (upper digit) (TWBU: \$00B) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | W | W | W | W |
| Bit name | TWBU3 | TWBU2 | TWBU1 | TWBU0 |

Figure 47 Timer Write Register B Upper Digit (TWBU)

- Timer read register B (TRBL: \$00A, TRBU: \$00B): Read-only register consisting of a lower digit (TRBL) and upper digit (TRBU) that holds the count of the timer B upper digit. See figures 48 and 49. The upper digit (TRBU) must be read first. At this time, the count of the timer B upper digit is obtained, and the count of the timer B lower digit is latched to the lower digit (TRBL). After this, by reading TRBL, the count of timer B when TRBU was read can be obtained.


Figure 48 Timer Read Register B Lower Digit (TRBL)

## Timer read register B (upper digit) (TRBU: \$00B)

| Bit | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R | R | R | R |
| Rit name | TRBU3 | TRBU2 | TRBU1 | TRBU0 |

## Figure 49 Timer Read Register B Upper Digit (TRBU)

- Port mode register C (PMRC: \$025): Write-only register that selects $\mathrm{R} 1_{3} / \overline{\mathrm{EVNB}}$ pin function as shown in figure 50. It is reset to $\$ 0$ by MCU reset.


Figure 50 Port Mode Register C (PMRC)

## Timer C

Timer C Functions: Timer C has the following functions.

- Free-running/reload timer
- Watchdog timer
- Timer output operation (toggle, 0,1 , and PWM outputs)

The block diagram of timer C is shown in figure 51.

## HD404849 Series



Figure 51 Block Diagram of Timer C

## HD404849 Series

## Timer C Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register C1 (TMC1: \$00D).
Timer C is initialized to the value set in timer write register C (TWCL: \$00E, TWCU: \$00F) by software and incremented by one at each clock input. If an input clock is applied to timer C after it has reached $\$ F F$, an overflow is generated. In this case, if the reload timer function is enabled, timer C is initialized to its initial value set in timer write register C ; if the free-running timer function is enabled, the timer is initialized to $\$ 00$ and then incremented again.
The overflow sets the timer C interrupt request flag (IFTC: $\$ 002$, bit 2 ). IFTC is reset by software or MCU reset. Refer to figure 3 and table 1 for details.
- Watchdog timer operation: Timer C is used as a watchdog timer for detecting out-of-control program routines by setting the watchdog on flag (WDON: $\$ 020$, bit 1 ) to 1 . If a program routine runs out of control and an overflow is generated, the MCU is reset. Program runaway can be controlled by initializing timer C by software before it reaches $\$$ FF.
- Timer output operation: The following four output modes can be selected for timer C by setting timer mode register C2 (TMC2: \$014).
- Toggle
- 0 output
- 1 output
- PWM output

By selecting the timer output mode, pin $\mathrm{R} 1_{1} / \mathrm{TOC}$ is set to TOC. The output from TOC is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.
- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: When PWM output mode is selected, timer C provides the variable-duty pulse output function. The output waveform differs depending on the contents of timer mode register C 1 (TMC1: \$00D) and timer write register C (TWCL: \$00E, TWCU: \$00F). The output waveform is shown in figure 43 (2).

Registers for Timer C Operation: By using the following registers, timer C operation modes are selected and the timer C count is read and written.

- Timer mode register C1 (TMC1: \$00D)
- Timer mode register C2 (TMC2: \$014)
- Timer write register C (TWCL: \$00E, TWCU: \$00F)
- Timer read register C (TRCL: \$00E, TRCU: \$00F)
- Timer mode register C1 (TMC1: \$00D): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and prescaler division ratio as shown in figure 52. It is reset to $\$ 0$ by MCU reset.


## HD404849 Series

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register C 1 write instruction. A timer C initialization by writing to timer write register C (TWCL: \$00E, TWCU: \$00F) must be programmed to occur after a mode change becomes valid.

Timer mode register C1 (TMC1: \$00D)

| Bit | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | TMC13 | TMC12 | MC11 | MC10 |


| TMC13 | Free-running/reload timer selection |
| :---: | :--- |
| 0 | Free-running timer |
| 1 | Reload timer |


| TMC12 | TMC11 | TMC10 | Input clock period |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 2048t ${ }_{\text {cyc }}$ |
|  |  | 1 | $1024 t_{\text {cyc }}$ |
|  | 1 | 0 | $512 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $128 \mathrm{t}_{\mathrm{cyc}}$ |
| 1 | 0 | 0 | $32 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $8 \mathrm{t}_{\text {cyc }}$ |
|  | 1 | 0 | $4 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $2 \mathrm{t}_{\text {cyc }}$ |

Figure 52 Timer Mode Register C1 (TMC1)

- Timer mode register C2 (TMC2: \$014): Three-bit read/write register that selects the timer C output mode as shown in figure 53. It is reset to $\$ 0$ by MCU reset.


## Timer mode register C2 (TMC2: \$014)

|  | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
| Bit <br> Initial value | - | 0 | 0 | 0 |
| Read/Write | - | R/W | R/W | R/W |

Bit name Not used TMC22 TMC21 TMC20

| TMC22 | TMC21 | TMC20 | $\mathrm{R} 1_{1} /$ TOC mode selection |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | R11 | R11 port |
|  |  | 1 | TOC | Toggle output |
|  | 1 | 0 | TOC | 0 output |
|  |  | 1 | TOC | 1 output |
| 1 | 0 | 0 | - | Inhibited |
|  |  | 1 |  |  |
|  | 1 | 0 |  |  |
|  |  | 1 | TOC | PWM output |

Figure 53 Timer Mode Register C2 (TMC2)

- Timer write register C (TWCL: \$00E, TWCU: \$00F): Write-only register consisting of a lower digit (TWCL) and upper digit (TWCU). See figures 54 and 55. The operation of timer write register C is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).

| Timer write register C (lower digit) (TWCL: \$00E) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | TWCL3 | TWCL2 | TWCL1 | TWCLO |

Figure 54 Timer Write Register C Lower Digit (TWCL)


Figure 55 Timer Write Register C Upper Digit (TWCU)

## HITACHI

## HD404849 Series

- Timer read register C (TRCL: \$00E, TRCU: \$00F): Read-only register consisting of a lower digit (TRCL) and upper digit (TRCU) that holds the count of the timer C upper digit. See figures 56 and 57. The operation of timer read register C is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).

| Timer read register C (lower digit) (TRCL: \$00E) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R | R | R | R |
| Bit name | TRCL3 | TRCL2 | TRCL1 | TRCL0 |

Figure 56 Timer Read Register C Lower Digit (TRCL)


Figure 57 Timer Read Register C Upper Digit (TRCU)

## Timer D

Timer D Functions: Timer D has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0,1 , and PWM outputs)
- Input capture timer

The block diagram for each operation mode of timer D is shown in figures 58-1 and 58-2.

## HD404849 Series



Figure 58-1 Block Diagram of Timer D (in Reload Timer and Event Counter Mode)

## HD404849 Series



Figure 58-2 Block Diagram of Timer D (in Input Capture Timer Mode)

## HD404849 Series

## Timer D Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register D1 (TMD1: \$010).
Timer D is initialized to the value set in timer write register D (TWDL: \$011, TWDU: \$012) by software and incremented by one at each clock input. If an input clock is applied to timer D after it has reached $\$ F F$, an overflow is generated. In this case, if the reload timer function is enabled, timer D is initialized to its initial value set in timer write register D ; if the free-running timer function is enabled, the timer is initialized to $\$ 00$ and then incremented again.
The overflow sets the timer D interrupt request flag (IFTD: \$003, bit 0). IFTD is reset by software or MCU reset. Refer to figure 3 and table 1 for details.
- External event counter operation: Timer D is used as an external event counter by selecting the external event input as an input clock source. In this case, pin R2 $2_{0} / E V N D$ must be set to EVND by port mode register C (PMRC: \$025).
Either falling or rising edge, or both falling and rising edges of input signals can be selected as the external event detection edge by detection edge select register 2 (ESR2: \$027). When both rising and falling edges detection is selected, the time between the falling edge and rising edge of input signals must be $2 t_{\text {cyc }}$ or longer.
Timer D is incremented by one at each detection edge selected by detection edge select register 2 (ESR2: \$027). The other operations are basically the same as the free-running/reload timer operation.
- Timer output operation: The following four output modes can be selected for timer D by setting timer mode register D2 (TMD2: \$015).
- Toggle
- 0 output
- 1 output
- PWM output

By selecting the timer output mode, pin $\mathrm{R} 1_{2} / \mathrm{TOD}$ is set to TOD. The output from TOD is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.
- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: The operation is basically the same as that of timer-C's PWM output.
- Input capture timer operation: The input capture timer counts the clock cycles between trigger edges input to pin EVND.
Either falling or rising edge, or both falling and rising edges of input signals can be selected as the trigger input edge by detection edge select register 2 (ESR2: \$027).
When a trigger edge is input to EVND, the count of timer D is written to timer read register D (TRDL: \$011, TRDU: \$012), and the timer D interrupt request flag (IFTD: \$003, bit 0) and the input capture status flag (ICSF: $\$ 021$, bit 0 ) are set. Timer D is reset to $\$ 00$, and then incremented again. While ICSF is set, if a trigger input edge is applied to timer D , or if timer D generates an overflow, the input capture error flag (ICEF: $\$ 021$, bit 1 ) is set. ICSF and ICEF are reset to 0 by MCU reset or by writing 0 .


## HD404849 Series

By selecting the input capture operation, pin $\mathrm{R} 1_{2} / \mathrm{TOD}$ is set to $\mathrm{R} 1_{2}$ and timer D is reset to $\$ 00$.
Registers for Timer D Operation: By using the following registers, timer D operation modes are selected and the timer D count is read and written.
— Timer mode register D1 (TMD1: \$010)

- Timer mode register D2 (TMD2: \$015)
— Timer write register D (TWDL: \$011, TWDU: \$012)
— Timer read register D (TRDL: \$011, TRDU: \$012)
— Port mode register C (PMRC: \$025)
— Detection edge select register 2 (ESR2: \$027)
- Timer mode register D1 (TMD1: \$010): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and prescaler division ratio as shown in figure 59. It is reset to $\$ 0$ by MCU reset.
Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register D1 (TMD1: \$010) write instruction. A timer D initialization by writing to timer write register D (TWDL: $\$ 011$, TWDU: $\$ 012$ ) must be programmed to occur after a mode change becomes valid.
When selecting the input capture timer operation, select the internal clock as the input clock source.


## Timer mode register D1 (TMD1: \$010)

Bit

|  | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | TMD13 | TMD12 | TMD11 | TMD10 |
|  |  |  |  |  |
| TMD13 | Free-running/reload timer selection |  |  |  |
| 0 | Free-running timer |  |  |  |
| 1 | Reload timer |  |  |  |


| TMD12 | TMD11 | TMD10 | Input clock period and input clock source |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $2048 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $512 \mathrm{t}_{\text {cyc }}$ |
|  | 1 | 0 | $128 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $32 \mathrm{t}_{\text {cyc }}$ |
| 1 | 0 | 0 | $8 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | $4 t_{\text {cyc }}$ |
|  | 1 | 0 | $2 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | R20/EVND (external event input) |

Figure 59 Timer Mode Register D1 (TMD1)

- Timer mode register D2 (TMD2: \$015): Four-bit read/write register that selects the timer D output mode and input capture operation as shown in figure 60 . It is reset to $\$ 0$ by MCU reset.


## HD404849 Series

Timer mode register D2 (TMD2: \$015)

|  | 3 |  | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: |
| Bit | 3 |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W |
| Bit name | TMD23 | TMD22 | TMD21 | TMD20 |


| TMD23 | TMD22 | TMD21 | TMD20 | $\mathrm{R} 1_{2} / \mathrm{T}$ | mode selection |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathrm{R} 1_{2}$ | $\mathrm{R} 1_{2}$ port |
|  |  |  | 1 | TOD | Toggle output |
|  |  | 1 | 0 | TOD | 0 output |
|  |  |  | 1 | TOD | 1 output |
|  | 1 | 0 | 0 | - | Inhibited |
|  |  |  | 1 |  |  |
|  |  | 1 | 0 |  |  |
|  |  |  | 1 | TOD | PWM output |
| 1 | Don't care | Don't care | Don't care | $\mathrm{R} 1_{2}$ | Input capture ( $\mathrm{R} 1_{2}$ port) |

Figure 60 Timer Mode Register D2 (TMD2)

- Timer write register D (TWDL: \$011, TWDU: \$012): Write-only register consisting of a lower digit (TWDL) and upper digit (TWDU). See figures 61 and 62. The operation of timer write register D is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).

Timer write register D (lower digit) (TWDL: \$011)


Figure 61 Timer Write Register D Lower Digit (TWDL)


Figure 62 Timer Write Register D Upper Digit (TWDU)

## HD404849 Series

- Timer read register D (TRDL: \$011, TRDU: \$012): Read-only register consisting of a lower digit (TRDL) and upper digit (TRDU). See figures 63 and 64. The operation of timer read register D is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).
When the input capture timer operation is selected and if the count of timer $D$ is read after a trigger is input, either the lower or upper digit can be read first.

| Timer read register D (lower digit) (TRDL: \$011) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R | R | R | R |
| Bit name | TRDL3 | TRDL2 | TRDL1 | TRDL0 |

Figure 63 Timer Read Register D Lower Digit (TRDL)

| Timer read register D (upper digit) (TRDU: \$012) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R | R | R | R |
| Bit name | TRDU3 | TRDU2 | TRDU1 | TRDU0 |

Figure 64 Timer Read Register D Upper Digit (TRDU)

- Port mode register C (PMRC: \$025): Write-only register that selects $\mathrm{R} 2_{0} /$ EVND pin function as shown in figure 50. It is reset to $\$ 0$ by MCU reset.
- Detection edge select register 2 (ESR2: \$027): Write-only register that selects the detection edge of signals input to pin EVND as shown in figure 65. It is reset to $\$ 0$ by MCU reset.


## HD404849 Series

| Detection edge register 2 (ESR2: \$027) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit <br> Initial value | 3 | 2 | 1 | 0 |
|  | 0 | 0 | - | - |
| Read/Write <br> Bit name | W | W | - | - |
|  | ESR23 | ESR22 | Not used | Not used |
|  | ESR23 | ESR22 | EVND | tection edge |
|  | 0 | 0 | No d | tion |
|  |  | 1 | Fallin | dge detection |
|  | 1 | 0 | Risin | dge detection |
|  |  | 1 | Doub | dge detection* |
|  | Note: * | th falling | and risin | dges are detect |

Figure 65 Detection Edge Select Register 2 (ESR2)

## Notes on Use

When using the timer output as PWM output, note the following point. From the update of the timer write register until the occurrence of the overflow interrupt, the PWM output differs from the period and duty settings, as shown in table 27. The PWM output should therefore not be used until after the overflow interrupt following the update of the timer write register. After the overflow, the PWM output will have the set period and duty cycle.

## HD404849 Series

Table 27 PWM Output Following Update of Timer Write Register


## HD404849 Series

## Serial Interface

The serial interface serially transfers and receives 8-bit data, and includes the following features.

- Multiple transmit clock sources
- External clock
- Internal prescaler output clock
- System clock
- Output level control in idle states

Five registers, an octal counter are also configured for the serial interface as follows.
— Serial data register (SRL: \$006, SRU: \$007)
— Serial mode register A (SMRA: \$005)

- Serial mode register B (SMRB: \$028)
- Port mode register A (PMRA: \$004)
— Miscellaneous register (MIS: \$00C)
— Octal counter (OC)
- Selector

The block diagram of the serial interface is shown in figure 66.


Figure 66 Block Diagram of Serial Interface

## Serial Interface Operation

Selecting and Changing the Operating Mode: Table 28 lists the serial interface's operating modes. To select an operating mode, use one of these combinations of port mode register A (PMRA: \$004) and serial mode register A (SMRA: \$005) settings; to change the operating mode, always initialize the serial interface internally by writing data to serial mode register A. Note that the serial interface is initialized by writing data to serial mode register A. Refer to the following Serial Mode Register A section for details.

## Table 28 Serial Interface Operating Modes

| SMRA | PMRA |  |  |
| :--- | :--- | :--- | :--- |
| Bit 3 | Bit $\mathbf{1}$ | Bit $\mathbf{0}$ | Operating Mode |
| 1 | 0 | 0 | Clock continuous output mode |
|  |  | 1 | Transmit mode |
|  | 1 | 0 | Receive mode |
|  |  | Transmit/receive mode |  |

## HD404849 Series

Pin Setting: The $\mathrm{R} 2_{1} / \overline{\mathrm{SCK}}$ pin is controlled by writing data to serial mode register A (SMRA: \$005). The $\mathrm{R} 2_{2} / \mathrm{SI}$ and $\mathrm{R} 2_{3} / \mathrm{SO}$ pins are controlled by writing data to port mode register A (PMRA: \$004). Refer to the following Registers for Serial Interface section for details.

Transmit Clock Source Setting: The transmit clock source is set by writing data to serial mode register A (SMRA: \$005) and serial mode register B (SMRB: \$028). Refer to the following Registers for Serial Interface section for details.

Data Setting: Serial data is set by writing data to the serial data register (SRL: \$006, SRU, \$007). Receive data is obtained by reading the contents of the serial data register. The serial data is shifted by the transmit clock and is input from or output to an external system.

The output level of the SO pin remains unsettled until the first data is output after MCU reset, or until the output level control in idle states is performed.

Transfer Control: The serial interface is activated by the STS instruction. The octal counter is reset to 000 by this instruction, and it increments at the rising edge of the transmit clock. When the eighth transmit clock signal is input or when serial transmission/receive is discontinued, the octal counter is reset to 000, the serial interrupt request flag (IFS: $\$ 023$, bit 2 ) is set, and the transfer stops.

When the prescaler output is selected as the transmit clock, the transmit clock frequency is selected as $4 \mathrm{t}_{\text {cyc }}$ to $8192 \mathrm{t}_{\text {cyc }}$ by setting bits 0 to 2 (SMRA0- SMRA2) of serial mode register A (SMRA: \$005) and bit 0 (SMRB0) of serial mode register B (SMRB: \$028) as listed in table 29.

Table 29 Serial Transmit Clock (Prescaler Output)

| SMRB | SMRA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 0 | Bit 2 | Bit 1 | Bit 0 | Prescaler Division Ratio | Transmit Clock Frequency |
| 0 | 0 | 0 | 0 | $\div 2048$ | $4096 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\div 512$ | $1024 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | 0 | $\div 128$ | $256 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\div 32$ | $64 \mathrm{t}_{\text {cyc }}$ |
|  | 1 | 0 | 0 | $\div 8$ | $16 t_{\text {cyc }}$ |
|  |  |  | 1 | $\div 2$ | $4 \mathrm{t}_{\text {cyc }}$ |
| 1 | 0 | 0 | 0 | $\div 4096$ | $8192 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\div 1024$ | $2048 \mathrm{t}_{\text {cyc }}$ |
|  |  | 1 | 0 | $\div 256$ | $512 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\div 64$ | $128 \mathrm{t}_{\text {cyc }}$ |
|  | 1 | 0 | 0 | $\div 16$ | $32 \mathrm{t}_{\text {cyc }}$ |
|  |  |  | 1 | $\div 4$ | $8 \mathrm{t}_{\text {cyc }}$ |

## HD404849 Series

Operating States: The serial interface has the following operating states; transitions between them are shown in figure 67.

- STS wait state
- Transmit clock wait state
- Transfer state
- Continuous clock output state (only in internal clock mode)
- STS wait state: The serial interface enters STS wait state by MCU reset (00, 10 in figure 67 ). In STS wait state, the serial interface is initialized and the transmit clock is ignored. If the STS instruction is then executed $(01,11)$, the serial interface enters transmit clock wait state.
- Transmit clock wait state: Transmit clock wait state is the period between the STS execution and the falling edge of the first transmit clock. In transmit clock wait state, input of the transmit clock $(02,12)$ increments the octal counter, shifts the serial data register, and puts the serial interface in transfer state. However, note that if clock continuous output mode is selected in internal clock mode, the serial interface does not enter transfer state but enters clock continuous output state (17).
The serial interface enters STS wait state by writing data to serial mode register A (SMRA: \$005) (04, 14) in transmit clock wait state.
- Transfer state: Transfer state is the period between the falling edge of the first clock and the rising edge of the eighth clock. In transfer state, the input of eight clocks or the execution of the STS instruction sets the octal counter to 000 , and the serial interface enters another state. When the STS instruction is executed $(05,15)$, transmit clock wait state is entered. When eight clocks are input, transmit clock wait state is entered (03) in external clock mode, and STS wait state is entered (13) in internal clock mode. In internal clock mode, the transmit clock stops after outputting eight clocks.
In transfer state, writing data to serial mode register A (SMRA: \$005) $(06,16)$ initializes the serial interface, and STS wait state is entered.
If the state changes from transfer to another state, the serial interrupt request flag (IFS: \$023, bit 2) is set by the octal counter that is reset to 000 .
- Clock continuous output state (only in internal clock mode): Clock continuous output state is entered only in internal clock mode. In this state, the serial interface does not transmit/receive data but only outputs the transmit clock from the $\overline{\mathrm{SCK}}$ pin.
When bits 0 and 1 (PMRA0, PMRA1) of port mode register A (PMRA: \$004) are 00 in transmit clock wait state and if the transmit clock is input (17), the serial interface enters clock continuous output state. If serial mode register A (SMRA: \$005) is written to in clock continuous output mode (18), STS wait state is entered.


## HD404849 Series



Figure 67 Serial Interface State Transitions
Output Level Control in Idle States: In idle states, that is, STS wait state and transmit clock wait state, the output level of the SO pin can be controlled by setting bit 1 (SMRB1) of serial mode register B (SMRB: $\$ 028$ ) to 0 or 1 . The output level control example is shown in figure 68 . Note that the output level cannot be controlled in transfer state.


Figure 68 Example of Serial Interface Operation Sequence

## HD404849 Series

Transmit Clock Error Detection (In External Clock Mode): The serial interface will malfunction if a spurious pulse caused by external noise conflicts with a normal transmit clock during transfer. A transmit clock error of this type can be detected as shown in figure 69.

If more than eight transmit clocks are input in transfer state, at the eighth clock including a spurious pulse by noise, the octal counter reaches 000, the serial interrupt request flag (IFS: \$023, bit 2 ) is set, and transmit clock wait state is entered. At the falling edge of the next normal clock signal, the transfer state is entered. After the transfer completion processing is performed and IFS is reset, writing to serial mode register A (SMRA: \$005) changes the state from transfer to STS wait. At this time IFS is set again, and therefore the error can be detected.


Figure 69 Transmit Clock Error Detection

## HITACHI

## HD404849 Series

## Notes on Use:

- Initialization after writing to registers: If port mode register A (PMRA: \$004) is written to in transmit clock wait state or in transfer state, the serial interface must be initialized by writing to serial mode register A (SMRA: \$005) again.
- Setting the serial interrupt request flag (IFS: $\$ 023$, bit 2): If the state is changed from transfer to another by writing to serial mode register A (SMRA: \$005) or executing the STS instruction during the first low pulse of the transmit clock, the serial interrupt request flag is not set. To set the serial interrupt request flag, serial mode register A write or STS instruction execution must be programmed to be executed after confirming that the $\overline{\mathrm{SCK}} \mathrm{p}$ in is at 1 , that is, after executing the input instruction to port R 2 .


## Registers for Serial Interface

The serial interface operation is selected, and serial data is read and written by the following registers.

- Serial Mode Register A (SMRA: \$005)
— Serial Mode Register B (SMRB: \$028)
— Serial Data Register (SRL: \$006, SRU: \$007)
— Port Mode Register A (PMRA: \$004)
— Miscellaneous Register (MIS: \$00C)
Serial Mode Register A (SMRA: \$005): This register has the following functions (figure 70).
- $\mathrm{R} 2_{1} / \overline{\mathrm{SCK}}$ pin function selection
- Transfer clock selection
- Prescaler division ratio selection
- Serial interface initialization

Serial mode register A (SMRA: \$005) is a 4-bit write-only register. It is reset to $\$ 0$ by MCU reset.
A write signal input to serial mode register A (SMRA: \$005) discontinues the input of the transmit clock to the serial data register and octal counter, and the octal counter is reset to 000 . Therefore, if a write is performed during data transfer, the data transfer is discontinued and the serial interrupt request flag (IFS: $\$ 023$, bit 2 ) is set.

Written data is valid from the second instruction execution cycle after a write operation, so the STS instruction must be executed at least two cycles after a write operation.

## Serial mode register A (SMRA: \$005)

|  | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: |
| Bit |  |  |  |  |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | SMRA3 | SMRA2 | SMRA1 | SMRA0 |


| SMRA3 | $\mathrm{R} 2_{1} / \overline{\mathrm{SCK}}$ <br> mode selection |
| :---: | :--- |
| 0 | $\mathrm{R} 2_{1}$ |
| 1 | $\overline{\mathrm{SCK}}$ |


| SMRA2 | SMRA1 | SMRAO | $\overline{\text { SCK }}$ | Clock source | Prescaler division ratio |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Output | Prescaler | Refer to table 29 |
|  |  | 1 |  |  |  |
|  | 1 | 0 |  |  |  |
|  |  | 1 |  |  |  |
| 1 | 0 | 0 |  |  |  |
|  |  | 1 |  |  |  |
|  | 1 | 0 | Output | System clock | - |
|  |  | 1 | Input | External clock | - |

Figure 70 Serial Mode Register A (SMRA)
Serial Mode Register B (SMRB: \$028): This register has the following functions (figure 71).

- Prescaler division ratio selection
- Output level control in idle states

Serial mode register B (SMRB: \$028) is a 2-bit write-only register. It cannot be written during data transfer.

By setting bit 0 (SMRB0) of this register, the prescaler division ratio is selected. Only bit 0 (SMRB0) can be reset to 0 by MCU reset. Bit 1 (SMRB1) is used to control the output level of the SO pin in idle states. The output level changes at the same time that SMRB1 is written to.

## HITACHI

## HD404849 Series

## Serial mode register B (SMRB: \$028)



| SMRB1 | Output level control in idle states |
| :---: | :--- |
| 0 | Low level |
| 1 | High level |


| SMRB0 | Transmit clock division ratio |
| :---: | :--- |
| 0 | Prescaler output divided by 2 |
| 1 | Prescaler output divided by 4 |

Figure 71 Serial Mode Register B (SMRB)
Serial Data Register (SRL: \$006, SRU: \$007): The serial data register configuration is shown in figures 72 and 73. This register has the following functions.

- Transmission data write and shift
- Receive data shift and read

Writing data in this register is output from the SO pin, LSB first, synchronously with the falling edge of the transmit clock; data is input, LSB first, through the SI pin at the rising edge of the transmit clock. Input/output timing is shown in figure 74.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the accuracy of the resultant data cannot be guaranteed.

| Serial data register (lower digit) (SRL: \$006) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | Undefined | Undefined | Undefined | Undefined |
| Read/Write | R/W | R/W | R/W | R/W |
| Bit name | SR3 | SR2 | SR1 | SR0 |

Figure 72 Serial Data Register (SRL)

## Serial data register (upper digit) (SRU: \$007)

Bit

| 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| Undefined |  | Undefined | Undefined |
|  |  | Undefined |  |
| R/W | R/W | R/W | R/W |
| SR7 | SR6 | SR5 | SR4 |

Figure 73 Serial Data Register (SRU)


Figure 74 Serial Interface Input/Output Timing
Port Mode Register A (PMRA: \$004): This register has the following functions (figure 75).

- $\mathrm{R} 2_{2} / \mathrm{SI}$ pin function selection
- $\mathrm{R} 2_{3} / \mathrm{SO}$ pin function selection

Port mode register A (PMRA: $\$ 004$ ) is a 2-bit write-only register, and is reset to $\$ 0$ by MCU reset.


Figure 75 Port Mode Register A (PMRA)

## HITACHI

## HD404849 Series

Miscellaneous Register (MIS: \$00C): This register has the following function (figure 76).

- $\mathrm{R} 2_{3} / \mathrm{SO}$ pin PMOS control

Miscellaneous register (MIS: $\$ 00 \mathrm{C}$ ) is a 4-bit write-only register and is reset to $\$ 0$ by MCU reset.

| Miscellaneous register (MIS: \$00C) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> Initial value | 3 | 2 | 1 | 0 |  |  |
|  | 0 | 0 | 0 | 0 |  |  |
| Read/Write | W | W | W | W |  |  |
| Bit name | MIS3 | MIS2 | MIS1 | MISO |  |  |
| MIS3 | Pull-up MOS on/off selection |  |  | MIS1 | MIS0 | $\mathrm{t}_{\mathrm{RC}}{ }^{*}$ |
| 0 | Off |  |  | 0 | 0 | 0.12207 ms |
| 1 | On |  |  |  |  | 0.24414 ms |
| MIS2 | R2 SO | S onff | lection |  | 1 | 7.8125 ms |
|  | R2 | 促 |  | 1 | 0 | 31.25 ms |
| 0 | On |  |  |  | 1 | Not used |
| 1 | Off |  |  |  |  |  |
| Note: * Refer to figure 18. |  |  |  |  |  |  |

Figure 76 Miscellaneous Register (MIS)

## HD404849 Series

## A/D Converter

The MCU has a built-in A/D converter that uses successive approximations with a resistor ladder. It can measure eight analog inputs with 8-bit resolution. As shown in the block diagram of figure 77, the A/D converter has a 4-bit A/D mode register, a 4-bit plus 4-bit A/D data register, a 1-bit A/D start flag, and a 1bit A/D current off flag.


Figure 77 Block Diagram of A/D Converter

## HD404849 Series

A/D Mode Register (AMR: \$016): Four-bit write-only register which selects the A/D conversion period and indicates analog input pin information. Bit 0 of the $\mathrm{A} / \mathrm{D}$ mode register selects the $\mathrm{A} / \mathrm{D}$ conversion period, and bits 1 to 3 select a channel, as shown in figure 78 .

| A/D mode register (AMR: \$016) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  | 3 | 2 |  | 10 |  |  |  |
| Initial value | 0 |  | 0 |  | 0 | 0 |  |  |
| Read/Write | W |  | W |  | W | W |  |  |
| Bit name | AMR3 |  | AMR2 |  | AMR1 | AMR0 |  |  |
| AMR3 | AMR2 | AMR |  |  | log inpu | lection | AMR0 | Conversion time |
| 0 | 0 | 0 |  | AN |  |  | 0 | $34 \mathrm{t}_{\text {cyc }}$ |
| 0 | 1 | 0 |  | AN |  |  | 1 | $67 \mathrm{t}_{\text {cyc }}$ |
| 1 | 0 | 0 |  | AN |  |  |  |  |
| 1 | 1 | 0 |  | AN |  |  |  |  |
| 0 | 0 | 1 |  | AN |  |  |  |  |
| 0 | 1 | 1 |  | AN |  |  |  |  |
| 1 | 0 | 1 |  | AN |  |  |  |  |
| 1 | 1 | 1 |  | AN |  |  |  |  |

Figure 78 A/D Mode Register (AMR)

## HD404849 Series

A/D Data Register (ADRL: \$017, ADRU: \$018): 8-bit read-only register consisting of a 4-bit lower digit and 4-bit upper digit. This register is not cleared by reset. Any data read during A/D conversion is not guaranteed. After the completion of A/D conversion, the resultant eight-bit data is held in this register until the start of the next conversion (figures 79, 80, and 81).


Figure 79 A/D Data Registers

| A/D data register (lower digit) (ADRL: \$017) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | R | R | R | R |
| Bit name | ADRL3 | ADRL2 | ADRL1 | ADRLO |

Figure 80 A/D Data Register Lower Digit (ADRL)

| A/D data register (upper digit) (ADRU: \$018) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 1 | 0 | 0 | 0 |
| Read/Write | R | R | R | R |
| Bit name | ADRU3 | ADRU2 | ADRU1 | ADRU0 |

Figure 81 A/D Data Register Upper Digit (ADRU)

## HD404849 Series

A/D Start Flag (ADSF: \$020, Bit 2): One-bit flag that initiates A/D conversion when set to 1. At the completion of A/D conversion, the converted data is stored in the A/D data register and the A/D start flag is cleared. Refer to figure 82.


Figure 82 A/D Start Flag (ADSF)
A/D Current Off Flag (IAOF: \$021, Bit 2): By setting this 1-bit flag to 1, the current flowing through the ladder resistor of the A/D converter is cut off during standby and active modes. See figure 83.

## HD404849 Series



Figure 83 A/D Current Off Flag (IAOF)
Note on Use: Use the SEM and SEMD instructions to write data to the A/D start flag (ADSF: $\$ 020$, bit 2), but make sure that the $\mathrm{A} / \mathrm{D}$ start flag is not written to during $\mathrm{A} / \mathrm{D}$ conversion. Data read from the $\mathrm{A} / \mathrm{D}$ data register (ADRL: \$017, ADRU: \$018) during A/D conversion cannot be guaranteed.

The A/D converter does not operate in the stop, watch, and subactive modes because it relies on the clock from OSC, which is stopped in these modes. During these low-power dissipation modes, current through the resistor ladder is cut off to decrease the power input.

The port data register (PDR) is initialized to 1 by an MCU reset. At this time, if pull-up MOS is selected as active by bit 3 of the miscellaneous register (MIS3), the port will be pulled up to $\mathrm{V}_{\mathrm{CC}}$. When using a shared R port/analog input pin as an input pin, clear PDR to 0 . Otherwise, if pull-up MOS is selected by MIS3 and PDR is set to 1 , a pin selected by bit 1 of the A/D mode register as an analog pin will remain pulled up.

## HD404849 Series

## LCD Controller/Driver

The MCU has an LCD controller and driver which drive 4 common signal pins and 32 segment pins. The controller consists of a RAM area in which display data is stored, a display control register (LCR: \$01B), and a duty-cycle/clock-control register (LMR: \$01C) (figure 84).

Four duty cycles and the LCD clock are programmable, and a built-in dual-port RAM ensures that display data can be automatically transmitted to the segment signal pins without program intervention. If a $32-\mathrm{kHz}$ oscillation clock is selected as the LCD clock source, the LCD can even be used in watch mode, in which the system clock stops.


Figure 84 Block Diagram of LCD Controller/Driver

## HD404849 Series

LCD Data Area and Segment Data (\$05C-\$07B): As shown in figure 85, each bit of the storage area corresponds to one of four duty cycles. If data is written to an area corresponding to a certain duty cycle, it is automatically output to the corresponding segments as display data.

|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 | \$05C | 108 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | \$06C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 92 | SEG13 | SEG13 | SEG13 | SEG13 |  |  | SEG29 | SEG29 | SEG29 | SEG29 |  |
| 93 | SEG14 | SEG14 | SEG14 | SEG14 | \$05D | 109 | SEG30 | SEG30 | SEG30 | SEG30 | \$06D |
| 94 | SEG15 | SEG15 | SEG15 | SEG15 | \$05E | 110 | SEG31 | SEG31 | SEG31 | SEG31 | \$06E |
| 95 | SEG16 | SEG16 | SEG16 | SEG16 | \$05F | 111 | SEG32 | SEG32 | SEG32 | SEG32 | \$06F |
| 96 | SEG17 | SEG17 | SEG17 | SEG17 | \$060 | 112 | SEG33 | SEG33 | SEG33 | SEG33 | \$070 |
| 97 | SEG18 | SEG18 | SEG18 | SEG18 | \$061 | 113 | SEG34 | SEG34 | SEG34 | SEG34 | \$071 |
| 98 | SEG19 | SEG19 | SEG19 | SEG19 | \$062 | 114 | SEG35 | SEG35 | SEG35 | SEG35 | \$072 |
| 99 | SEG20 | SEG20 | SEG20 | SEG20 | \$063 | 115 | SEG36 | SEG36 | SEG36 | SEG36 | \$073 |
| 100 | SEG21 | SEG21 | SEG21 | SEG21 | \$064 | 116 | SEG37 | SEG37 | SEG37 | SEG37 | \$074 |
| 101 | SEG22 | SEG22 | SEG22 | SEG22 | \$065 | 117 | SEG38 | SEG38 | SEG38 | SEG38 | \$075 |
| 102 | SEG23 | SEG23 | SEG23 | SEG23 | \$066 | 118 | SEG39 | SEG39 | SEG39 | SEG39 | \$076 |
| 103 | SEG24 | SEG24 | SEG24 | SEG24 | \$067 | 119 | SEG40 | SEG40 | SEG40 | SEG40 | \$077 |
| 104 | SEG25 | SEG25 | SEG25 | SEG25 | \$068 | 120 | SEG41 | SEG41 | SEG41 | SEG41 | \$078 |
| 105 | SEG26 | SEG26 | SEG26 | SEG26 | \$069 | 121 | SEG42 | SEG42 | SEG42 | SEG42 | \$079 |
| 106 | SEG27 | SEG27 | SEG27 | SEG27 | \$06A\$06B | $\begin{aligned} & 122 \\ & 123 \end{aligned}$ | SEG43 | SEG43 | SEG43 | SEG43 | $\begin{aligned} & \$ 07 \mathrm{~A} \\ & \$ 07 \mathrm{~B} \end{aligned}$ |
| 107 | SEG28 | SEG28 | SEG28 | SEG28 |  |  | SEG44 | SEG44 | SEG44 | SEG44 |  |
|  | COM4 | COM3 | COM2 | COM1 | \$06B | 23 | COM4 | COM3 | COM2 | COM1 |  |

Figure 85 Configuration of LCD RAM Area (for Dual-Port RAM)

## HD404849 Series

LCD Control Register (LCR: \$01B): Four-bit write-only register which controls LCD blanking, on/off switching of the liquid-crystal display's power supply division resistor, display in watch and subactive modes, and connection of the LCD division resistor, as shown in figure 86.

- Blank/display

Blank: Segment signals are turned off, regardless of LCD RAM data setting.
Display: LCD RAM data is output as segment signals.

- Power switch on/off

Off: The power switch is off.
On: The power switch is on and $V_{1}$ is $V_{C C}$.

- Watch/subactive mode display

Off: In watch and subactive modes, all common and segment pins are grounded and the liquid-crystal power switch is turned off.
On: In watch and subactive modes, LCD RAM data is output as segment signals.

- LCD power supply division resistor switch

Off: Division resistor is disconnected.
On: Division resistor is connected.


Figure 86 LCD Control Register (LCR)

## HD404849 Series

LCD Duty-Cycle/Clock Control Register (LMR: \$01C): Four-bit write-only register which selects the display duty cycle and LCD clock source, as shown in figure 87 . The dependence of frame frequency on duty cycle is listed in table 30.

| LCD duty cycle/clock control register (LMR: \$01C) |  |  |  |
| :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 10 |
| Initial value | 0 | 0 | 0 0 |
| Read/Write | W | W | W W |
| Bit name | LMR3 | LMR2 | LMR1 LMR0 |
|  | LMR3 | LMR2 | Input clock source selection |
|  | 0 | 0 | CLO (32.768 $\times$ duty/64: when $32.768-\mathrm{kHz}$ oscillation is used) |
|  | 0 | 1 | CL1 (fosc $\times$ duty cycle/1024) |
|  | 1 | 0 | CL2 (fosc $\times$ duty cycle/8192) |
|  | 1 | 1 | CL3 (refer to table 29) |
|  | LMR1 | LMR0 | Duty cycle selection |
|  | 0 | 0 | 1/4 duty |
|  | 0 | 1 | 1/3 duty |
|  | 1 | 0 | 1/2 duty |
|  | 1 | 1 | Static |

Figure 87 LCD Duty-Cycle/Clock Control Register (LMR)

## HD404849 Series

Table 30 LCD Frame Frequencies for Different Duty Cycles

| Duty Cycle | LMR3 | LMR2 |  | Frame Frequencies |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{f}_{\text {osc }}=400 \mathrm{kHz}$ | $\mathrm{f}_{\text {osc }}=800 \mathrm{kHZ}$ | $\mathrm{f}_{\text {osc }}=2 \mathrm{MHz}$ | $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ |
| Static | 0 | 0 | CLO | 512 Hz | 512 Hz | 512 Hz | 512 Hz |
|  |  | 1 | CL1 | 390.6 Hz | 781.3 Hz | 1953 Hz | 3906 Hz |
|  | 1 | 0 | CL2 | 48.8 Hz | 97.7 Hz | 244.1 Hz | 488.3 Hz |
|  |  | 1 | CL3* | 24.4 Hz | 48.8 Hz | 122.1 Hz | 244.1 Hz |
|  |  |  |  | 64 Hz | 64 Hz | 64 Hz | 64 Hz |
| 1/2 | 0 | 0 | CLO | 256 Hz | 256 Hz | 256 Hz | 256 Hz |
|  |  | 1 | CL1 | 195.3 Hz | 390.6 Hz | 976.6 Hz | 1953 Hz |
|  | 1 | 0 | CL2 | 24.4 Hz | 48.8 Hz | 122.1 Hz | 244.1 Hz |
|  |  | 1 | CL3* | 12.2 Hz | 24.4 Hz | 61 Hz | 122.1 Hz |
|  |  |  |  | 32 Hz | 32 Hz | 32 Hz | 32 Hz |
| $1 / 3$ <br>  <br>  | 0 | 0 | CLO | 170.7 Hz | 170.7 Hz | 170.7 Hz | 170.7 Hz |
|  |  | 1 | CL1 | 130.2 Hz | 260.4 Hz | 651 Hz | 1302 Hz |
|  | 1 | 0 | CL2 | 16.3 Hz | 32.6 Hz | 81.4 Hz | 162.8 Hz |
|  |  | 1 | CL3* | 8.1 Hz | 16.3 Hz | 40.7 Hz | 81.4 Hz |
|  |  |  |  | 21.3 Hz | 21.3 Hz | 21.3 Hz | 21.3 Hz |
| 1/4 | 0 | 0 | CLO | 128 Hz | 128 Hz | 128 Hz | 128 Hz |
|  |  | 1 | CL1 | 97.7 Hz | 195.3 Hz | 488.3 Hz | 976.6 Hz |
|  | 1 | 0 | CL2 | 12.2 Hz | 24.4 Hz | 61 Hz | 122.1 Hz |
|  |  | 1 | CL3* | 6.1 Hz | 12.2 Hz | 30.5 Hz | 61 Hz |
|  |  |  |  | 16 Hz | 16 Hz | 16 Hz | 16 Hz |

Note: * The division ratio depends on the value of bit 3 of timer mode register A (TMA).
Upper value: When TMA3 $=0, C L 3=f_{\text {osc }} \times$ duty cycle/16384.
Lower value: When TMA3 = 1, CL3 $=32.768 \mathrm{kHz} \times$ duty cycle/512.

LCD Output Register 3 (LOR3: \$01F): Write-only register used to specify ports R6 and R7 as pins SEG13-SEG20 in 4-pin units (figure 88).

## HITACHI

## HD404849 Series

## LCD output register 3 (LOR3: \$01F)



| LOR32 | R7/SEG17-SEG20 mode selection |
| :---: | :--- |
| 0 | R7 |
| 1 | SEG17-SEG20 |


| LOR31 | R6/SEG13-SEG16 mode selection |
| :---: | :--- |
| 0 | R6 |
| 1 | SEG13-SEG16 |

Figure 88 LCD Output Register 3 (LOR3)
Large Liquid-Crystal Panel Drive and $\mathbf{V}_{\mathbf{L C D}}$ : If the capacitance of the LCD is very large while being driven, decrease the capacitance by attaching external resistors in parallel, as shown in figure 89.

The size of these resistors cannot be simply calculated from the LCD load capacitance because the matrix configuration of the LCD complicates the paths of charge/discharge currents flowing through the capacitors-the resistance will also vary with lighting conditions. This size must be determined by trial-and-error, taking into account the power dissipation of the device using the LCD, but a resistance of 1 to 10 $\mathrm{k} \Omega$ is usually suitable. (Another effective method is to attach capacitors of 0.1 to $0.3 \mu \mathrm{~F}$.)

Always turn off the power switch (set bit 1 of the LCR to 0 ) before changing the liquid-crystal drive voltage ( $\mathrm{V}_{\mathrm{LCD}}$ ).

## HD404849 Series



Figure 89 LCD Connection Examples

## HITACHI

## HD404849 Series

## Programmable ROM (HD4074849)

The HD4074849 is a ZTAT $^{\text {тм }}$ microcomputer with built-in PROM that can be programmed in PROM mode.

## Pin Description by Mode

| Pin No. |  | MCU Mode |  | PROM Mod |  | Pin No |  | MCU Mode |  | PROM | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { FP-80A, } \\ & \text { TFP- 80C } \end{aligned}$ | FP-80B | Pin Name | I/O | Pin Name | I/O | $\begin{aligned} & \text { FP- 80A, } \\ & \text { TFP-80C } \end{aligned}$ | FP-80B | Pin Name | I/O | Pin <br> Name | I/O |
| 1 | 3 | $\mathrm{R} 3 / \mathrm{AN}_{6}$ | 1/O | $\mathrm{A}_{3}$ | I | 28 | 30 | R1 $/$ TOD | I/O | $\mathrm{A}_{7}$ | 1 |
| 2 | 4 | $\mathrm{R3}_{3} / \mathrm{AN}_{7}$ | I/O | $\mathrm{A}_{4}$ | I | 29 | 31 | $\mathrm{R} 1_{3} / \overline{\mathrm{EVNB}}$ | 1/O | $\mathrm{A}_{8}$ | 1 |
| 3 | 5 | $\mathrm{AV}_{\text {Ss }}$ |  | GND |  | 30 | 32 | R2 ${ }_{0}$ /EVND | 1/O | $\mathrm{A}_{0}$ | I |
| 4 | 6 | TEST | I | TEST | 1 | 31 | 33 | R2/ $/ \overline{\text { SCK }}$ | I/O | $\mathrm{O}_{0}$ | I/O |
| 5 | 7 | $\mathrm{OSC}_{1}$ | 1 | $\mathrm{V}_{\mathrm{cc}}$ |  | 32 | 34 | R2/ $/$ SI | 1/O | $\mathrm{O}_{1}$ | 1/O |
| 6 | 8 | $\mathrm{OSC}_{2}$ | 0 |  |  | 33 | 35 | $\mathrm{R} 2_{3} / \mathrm{SO}$ | 1/O | $\mathrm{O}_{2}$ | I/O |
| 7 | 9 | RESET | 1 | RESET | I | 34 | 36 | R6/SEG13 | I/O | $\mathrm{O}_{3}$ | I/O |
| 8 | 10 | X1 | I | GND |  | 35 | 37 | R6, $/$ SEG14 | 1/O | $\mathrm{O}_{4}$ | I/O |
| 9 | 11 | X2 | 0 |  |  | 36 | 38 | R6/SEG15 | 1/O | $\mathrm{O}_{4}$ | 1/O |
| 10 | 12 | GND |  | GND |  | 37 | 39 | $\mathrm{R6}_{3} /$ SEG16 | I/O | $\mathrm{O}_{3}$ | I/O |
| 11 | 13 | $\mathrm{D}_{0}$ | 1/O | $\overline{C E}$ | I | 38 | 40 | R7 ${ }_{0}$ /SEG17 | I/O | $\mathrm{O}_{2}$ | I/O |
| 12 | 14 | $\mathrm{D}_{1}$ | 1/O | $\overline{O E}$ | I | 39 | 41 | R7 ${ }_{1}$ SEG18 | I/O | $\mathrm{O}_{1}$ | I/O |
| 13 | 15 | $\mathrm{D}_{2}$ | I/O | $\mathrm{V}_{\mathrm{cc}}$ |  | 40 | 42 | R7 ${ }_{2}$ /SEG19 | I/O | $\mathrm{O}_{0}$ | I/O |
| 14 | 16 | $\mathrm{D}_{3}$ | 1/O | $\mathrm{V}_{\mathrm{cc}}$ |  | 41 | 43 | R7 ${ }_{3}$ /SEG20 | I/O | $\mathrm{V}_{\mathrm{cc}}$ |  |
| 15 | 17 | $\mathrm{D}_{4}$ | 1/O | $\mathrm{A}_{10}$ | I | 42 | 44 | SEG21 | 0 |  |  |
| 16 | 18 | $\mathrm{D}_{5}$ | 1/O | $\mathrm{A}_{11}$ | I | 43 | 45 | SEG22 | 0 |  |  |
| 17 | 19 | $\mathrm{D}_{6}$ | 1/O | $\mathrm{A}_{12}$ | I | 44 | 46 | SEG23 | 0 |  |  |
| 18 | 20 | $\mathrm{D}_{7}$ | 1/O | $\mathrm{A}_{13}$ | 1 | 45 | 47 | SEG24 | 0 |  |  |
| 19 | 21 | $\mathrm{D}_{8}$ | 1/O | $\mathrm{A}_{14}$ | I | 46 | 48 | SEG25 | 0 |  |  |
| 20 | 22 | $\mathrm{D}_{10} / \overline{\text { STOPC }}$ |  | $\mathrm{A}_{9}$ | I | 47 | 49 | SEG26 | O |  |  |
| 21 | 23 | $\mathrm{D}_{11} / \overline{\mathrm{NT}_{0}}$ | 1 | $V_{\text {PP }}$ |  | 48 | 50 | SEG27 | O |  |  |
| 22 | 24 | $\mathrm{RO}_{0} / \overline{\mathrm{INT}}_{1}$ | 1/O | $\bar{M}_{0}$ | I | 49 | 51 | SEG28 | 0 |  |  |
| 23 | 25 | $\mathrm{RO}_{1} / \mathrm{INT}_{2}$ | 1/O | $\bar{M}_{1}$ | I | 50 | 52 | SEG29 | 0 |  |  |
| 24 | 26 | $\mathrm{RO}_{2} / \mathrm{NT}_{3}$ | I/O |  |  | 51 | 53 | SEG30 | 0 |  |  |
| 25 | 27 | $\mathrm{RO}_{3}$ | 1/O |  |  | 52 | 54 | SEG31 | 0 |  |  |
| 26 | 28 | $\mathrm{R} 1_{0} /$ TOB | 1/O | $\mathrm{A}_{5}$ | I | 53 | 55 | SEG32 | 0 |  |  |
| 27 | 29 | R1 $/$ /TOC | 1/O | $\mathrm{A}_{6}$ | 1 | 54 | 56 | SEG33 | O |  |  |

HD404849 Series

| Pin No. |  | MCU Mode |  | PROM Mode | Pin No |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { FP-80A, } \\ & \text { TFP- 80C } \end{aligned}$ | FP-80B | Pin Name | I/O | Pin Name I/O | FP- 80A, TFP-80C | FP-80B | Pin Name | I/O | Pin Name | 1/0 |
| 55 | 57 | SEG34 | 0 |  | 68 | 70 | COM3 | 0 |  |  |
| 56 | 58 | SEG35 | 0 |  | 69 | 71 | COM4 | 0 |  |  |
| 57 | 59 | SEG36 | 0 |  | 70 | 72 | V1 |  |  |  |
| 58 | 60 | SEG37 | 0 |  | 71 | 73 | V2 |  |  |  |
| 59 | 61 | SEG38 | 0 |  | 72 | 74 | V3 |  |  |  |
| 60 | 62 | SEG39 | 0 |  | 73 | 75 | $\mathrm{V}_{\text {cc }}$ |  | $\mathrm{V}_{\text {cc }}$ |  |
| 61 | 63 | SEG40 | 0 |  | 74 | 76 | $\mathrm{AV}_{\mathrm{cc}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
| 62 | 64 | SEG41 | 0 |  | 75 | 77 | AN0 | 1 |  |  |
| 63 | 65 | SEG42 | 0 |  | 76 | 78 | AN1 | I |  |  |
| 64 | 66 | SEG43 | 0 |  | 77 | 79 | AN2 | I |  |  |
| 65 | 67 | SEG44 | 0 |  | 78 | 80 | AN3 | 1 |  |  |
| 66 | 68 | COM1 | 0 |  | 79 | 1 | $\mathrm{R3}_{0} / \mathrm{AN}_{4}$ | 1/O | $\mathrm{A}_{1}$ | 1 |
| 67 | 69 | COM2 | 0 |  | 80 | 2 | $R 3_{1} / \mathrm{AN}_{5}$ | 1/O | $\mathrm{A}_{2}$ | I |

Notes: 1. I/O: Input/output pin, I: Input pin, O: Output pin
2. Each of $\mathrm{O}_{0}-\mathrm{O}_{4}$ has two pins; before using, each pair must be connected together.

## PROM Mode Pin Functions

$\mathbf{V}_{\mathrm{Pp}}$ : Applies the programming voltage $(12.5 \mathrm{~V} \pm 0.3 \mathrm{~V})$ to the built-in PROM.
$\overline{\mathbf{C E}}$ : Inputs a control signal to enable PROM programming and verification.
$\overline{\mathbf{O E}}$ : Inputs a data output control signal for verification.
$\mathbf{A}_{\mathbf{0}}-\mathbf{A}_{\mathbf{1 4}}$ : Act as address input pins of the built-in PROM.
$\mathrm{O}_{0}-\mathrm{O}_{4}$ : Act as data bus input pins of the built-in PROM. Each of $\mathrm{O}_{0}-\mathrm{O}_{4}$ has two pins; before using these pins, connect each pair together.
$\overline{\mathbf{M}}_{\mathbf{0}}, \overline{\mathbf{M}}_{\mathbf{1}}, \overline{\text { RESET, TEST: }}$ Used to set PROM mode. The MCU is set to PROM mode by pulling $\overline{\mathbf{M}}_{0}, \overline{\mathbf{M}}_{1}$, and $\overline{\mathrm{RESET}}$ low, and $\overline{\text { TEST }}$ high.

Other Pins: Connect pins $\mathrm{AV}_{\mathrm{CC}}, \mathrm{OSC}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{R} 7_{3} / \mathrm{SEG} 20$, and $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}$. Connect pins $\mathrm{AV}_{\mathrm{SS}}$ and X 1 to GND. Leave other pins open.

## Programming the Built-In PROM

The MCU's built-in PROM is programmed in PROM mode. PROM mode is set by pulling $\overline{\operatorname{RESET}}, \overline{\mathrm{M}}_{0}$, and $\overline{\mathrm{M}}_{1}$ low, and TEST high. In PROM mode, the MCU does not operate, but it can be programmed in the

## HD404849 Series

same way as any other commercial 27256-type EPROM using a standard PROM programmer and an 80-to-28-pin socket adapter. Recommended PROM programmers and socket adapters are listed in table 31.

Since an HMCS400-series instruction is ten bits long, the HMCS400-series MCU has a built-in conversion circuit to enable the use of a general-purpose PROM programmer. As shown in figure 90, this circuit splits each instruction into five lower bits and five upper bits that are read from or written to consecutive addresses. This means that if, for example, 16 kwords of built-in PROM are to be programmed by a general-purpose PROM programmer, a 32-kbyte address space ( $\$ 0000-\$ 7 \mathrm{FFF}$ ) must be specified.

Table 31 Recommended PROM Programmers and Socket Adapters
PROM Programmer

| Manufacturer | Model name |
| :--- | :--- |
| DATA I/O Corp. | 121 B |
|  | 29 B |
|  |  |
| AVAL Corp. | PKW-1000 |

Socket Adapter

| Package | Model Name | Manufacturer |
| :--- | :--- | :--- |
| FP-80A | HS4849ESH01H | Hitachi |
| FP-80B | HS4849ESF01H |  |
| TFP-80C | HS4849ESN01H |  |

## Warnings

1. Always specify addresses $\$ 0000$ to $\$ 7 F F F$ when programming with a PROM programmer. If address $\$ 8000$ or higher is accessed, the PROM may not be programmed or verified correctly. Set all data in unused addresses to \$FF.
Note that the plastic-package version cannot be erased and reprogrammed.
2. Make sure that the PROM programmer, socket adapter, and LSI are aligned correctly (their pin 1 positions match), otherwise overcurrents may damage the LSI. Before starting programming, make sure that the LSI is firmly fixed in the socket adapter and the socket adapter is firmly fixed onto the programmer.
3. PROM programmers have two voltages $\left(\mathrm{V}_{\mathrm{PP}}\right): 12.5 \mathrm{~V}$ and 21 V . Remember that Hitachi devices require a $\mathrm{V}_{\mathrm{PP}}$ of 12.5 V -the $21-\mathrm{V}$ setting will damage them. 12.5 V is the Intel 27256 setting.

## Programming and Verification

The built-in PROM of the MCU can be programmed at high speed without risk of voltage stress or damage to data reliability.

## HD404849 Series

Programming and verification modes are selected as listed in table 32, the memory map in PROM mode is shown in figure 90.

Table 32 PROM Mode Selection

|  | Pin |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathrm{PP}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{O}_{4}$ |  |  |  |  |
| Programming | Low | High | $\mathrm{V}_{\mathrm{PP}}$ | Data input |  |  |  |  |
| Verification | High | Low | $\mathrm{V}_{\mathrm{PP}}$ | Data output |  |  |  |  |
| Programming inhibited | High | High | $\mathrm{V}_{\mathrm{PP}}$ | High impedance |  |  |  |  |



Figure 90 Memory Map in PROM Mode

## HD404849 Series

## Addressing Modes

## RAM Addressing Modes

The MCU has three RAM addressing modes, as shown in figure 91 and described below.


Figure 91 RAM Addressing Modes
Register Indirect Addressing Mode: The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address. When the area from $\$ 090$ to $\$ 25 \mathrm{~F}$ is used, a bank must be selected by the bank register (V: \$03F).

Direct Addressing Mode: A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word ( 10 bits ) are used as a RAM address.

Memory Register Addressing Mode: The memory registers (MR), which are located in 16 addresses from $\$ 040$ to $\$ 04 \mathrm{~F}$, are accessed with the LAMR and XMRA instructions.

## ROM Addressing Modes and the $\mathbf{P}$ Instruction

The MCU has four ROM addressing modes, as shown in figure 92 and described below.


Table Data Addressing
Figure 92 ROM Addressing Modes

## HD404849 Series

Direct Addressing Mode: A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits $\left(\mathrm{PC}_{13}-\mathrm{PC}_{0}\right)$ with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter $\left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right)$ with eight-bit immediate data. If the BR instruction is on a page boundary (address $256 n+255$ ), executing that instruction transfers the PC contents to the next physical page, as shown in figure 94 . This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.


Figure 93 P Instruction


Figure 94 Branching when the Branch Destination is on a Page Boundary
Note that the HMCS400-series cross macroassembler has an automatic paging feature for ROM pages.
Zero-Page Addressing Mode: A program can branch to the zero-page subroutine area located at \$0000$\$ 003 \mathrm{~F}$ by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter $\left(\mathrm{PC}_{5}-\mathrm{PC}_{0}\right)$, and 0 s are placed in the eight highorder bits $\left(\mathrm{PC}_{13}-\mathrm{PC}_{6}\right)$.

Table Data Addressing Mode: A program can branch to an address determined by the contents of fourbit immediate data, the accumulator, and the B register by executing the TBR instruction.

P Instruction: ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 93. If bit 8 of the ROM data is 1 , the lower eight bits of ROM data are written to the accumulator and the $B$ register. If bit 9 is 1, the lower eight bits of ROM data are written to the R1 and R2 port output registers. If both bits 8 and 9 are $1, \mathrm{ROM}$ data is written to the accumulator and the B register, and also to the R1 and R2 port output registers at the same time.

The P instruction has no effect on the program counter.

## HD404849 Series

## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Programming voltage | $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +14.0 | V | 1 |
| Pin voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{cC}}+0.3$ | V |  |
| Total permissible input current | $\sum \mathrm{I}$ | 100 | mA | 2 |
| Total permissible output current | $-\sum \mathrm{I}_{\circ}$ | 50 | mA | 3 |
| Maximum input current | $\mathrm{I}_{0}$ | 4 | mA | 4,5 |
| Maximum output current | $-\mathrm{I}_{0}$ | 4 | mA | 4,6 |
| Operating temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | mA | 7,8 |
| Storage temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

1. Applies to $\mathrm{D}_{11}\left(\mathrm{~V}_{\mathrm{PP}}\right)$ of the HD4074849.
2. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to ground.
3. The total permissible output current is the total of output currents simultaneously flowing out from $\mathrm{V}_{\mathrm{CC}}$ to all I/O pins.
4. The maximum input current is the maximum current flowing from each $\mathrm{I} / \mathrm{O}$ pin to ground.
5. Applies to R0-R3, R6, and R7.
6. Applies to $\mathrm{D}_{0}-\mathrm{D}_{8}$.
7. The maximum output current is the maximum current flowing out from $\mathrm{V}_{C C}$ to each $\mathrm{I} / \mathrm{O}$ pin.
8. Applies to $D_{0}-D_{8}, R 0-3, R 6$, and R7.

## Electrical Characteristics

DC Characteristics (HD404848/HD4048412/HD404849: $V_{C C}=2.7$ to 6.0 V , GND $=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HD4074849: $\mathrm{V}_{\mathrm{CC}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\text {IH }}$ | $\overline{\text { RESET }}, \overline{\text { SCK }}$, $\mathrm{SI}, \overline{\mathrm{INT}}_{0}, \mathrm{INT}_{1}$, $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, STOPC, EVNB, EVND | $0.9 \mathrm{~V}_{\mathrm{cc}}$ | - | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+ \\ & 0.3 \end{aligned}$ | V | - |  |
|  |  | OSC ${ }_{1}$ | $\mathrm{V}_{C C}-0.3$ | - | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+ \\ & 0.3 \end{aligned}$ | V | External clock operation |  |
| Input low voltage | VIL | RESET, $\overline{\text { SCK }}$, $\mathrm{SI}, \mathrm{INT}_{0}, \mathrm{NNT}_{1}$, $\mathrm{INT}, \mathrm{INT}_{3}$, STOPC, EVNB, EVND | -0.3 | - | $0.1 \mathrm{~V}_{\mathrm{cc}}$ | V | - |  |
|  |  | OSC ${ }_{1}$ | -0.3 | - | 0.3 | V | External clock operation |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{\text { SCK, SO, TOB, }} \\ & \text { TOC, TOD } \end{aligned}$ | $\mathrm{V}_{\text {CC }}-1.0$ | - | - | V | $\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output low voltage | $\mathrm{V}_{\mathrm{oL}}$ | $\begin{aligned} & \overline{\text { SCK, SO, TOB, }} \\ & \text { TOC, TOD } \end{aligned}$ | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
| I/O leakage current | \|IIL |  | - | - | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Current dissipation in active mode | $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 3 | 6 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \end{aligned}$ | 2 |
|  | $\mathrm{I}_{\mathrm{CC2}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 0.6 | 1.8 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{OsC}}=800 \mathrm{kHz} \end{aligned}$ | 2 |
| Current dissipation in standby mode | $\mathrm{I}_{\text {SBY1 }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 1.0 | 2.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=5.0 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{Osc}}=4 \mathrm{MHz}, \\ & \mathrm{LCD} \text { on } \end{aligned}$ | 3 |
|  | $\mathrm{I}_{\text {SBY2 }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 0.2 | 0.7 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{osC}}=800 \mathrm{kHz} \\ & \mathrm{LCD} \text { on } \end{aligned}$ | 3 |

## HITACHI

## HD404849 Series

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current dissipation in subactive mode | $\mathrm{I}_{\text {SUB }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 25 | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$, LCD on | 4, 7, 8 |
|  |  |  | - | 35 | 70 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$, LCD on | 5, 7, 8 |
|  |  |  | - | 70 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$, LCD on | 6, 7, 8 |
| Current dissipation in watch mode | $\mathrm{I}_{\text {WTC } 1}$ | $\mathrm{V}_{\text {cc }}$ | - | 15 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$, LCD on | 8 |
|  | $I_{\text {WTC2 }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 5 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$, LCD off | 8 |
| Current dissipation in stop mode | $\mathrm{I}_{\text {STOP }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ <br> no $32-\mathrm{kHz}$ oscillator | 8 |
| Stop mode retaining voltage | $\mathrm{V}_{\text {STOP }}$ | $\mathrm{V}_{\mathrm{cc}}$ | 1.5 | - | - | V | No 32-kHz oscillator | 9 |

Notes: 1. Output buffer current is excluded.
2. $\mathrm{I}_{\mathrm{CC} 1}$ and $\mathrm{I}_{\mathrm{CC} 2}$ are the source currents when no $\mathrm{I} / \mathrm{O}$ current is flowing while the MCU is in reset state.

Test conditions: MCU: Reset
Pins: $\overline{R E S E T}$ and TEST at GND
3. $I_{\text {SBY } 1}$ and $I_{\text {SBY } 2}$ are the source currents when no I/O current is flowing while the MCU timer is operating.
Test conditions: MCU: I/O reset
Standby mode
Pins: $\overline{R E S E T}$ at $\mathrm{V}_{\mathrm{cc}}$
TEST at GND
$D_{0}-D_{8}, D_{10}, D_{11}, R 0-R 3, R 6, R 7$ at $V_{c c}$
4. Applies to HD404848.
5. Applies to HD4048412 and HD404849.
6. Applies to HD4074849.
7. When the LCD power supply division resistor is connected (LCR3 $=0$ ).
8. These are the source currents when no I/O current is flowing.

Test conditions: Pins: $\overline{R E S E T}$ at $\mathrm{V}_{\mathrm{cc}}$
TEST at GND
$\mathrm{D}_{0}-\mathrm{D}_{8}, \mathrm{D}_{10}, \mathrm{D}_{11}, \mathrm{R} 0-\mathrm{R} 3, \mathrm{R} 6, \mathrm{R} 7$ at $\mathrm{V}_{\mathrm{cc}}$
9. Test condition voltage necessary for RAM data retention.

## HD404849 Series

I/O Characteristics for Standard Pins (HD404848/HD4048412/HD404849: $\mathrm{V}_{\mathrm{CC}}=2.7$ to 6.0 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HD4074849: $\mathrm{V}_{\mathrm{CC}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{10}, \mathrm{D}_{11}, \\ & \text { R0-R3, R6, R7 } \end{aligned}$ | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V | - |  |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & D_{10}, D_{11}, \\ & R 0-R 3, R 6, R 7 \end{aligned}$ | -0.3 | - | $0.3 \mathrm{~V}_{\text {cc }}$ | V | - |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | R0-R3, R6, R7 | $\mathrm{V}_{C C}-1.0$ | - | - | V | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output low voltage | $\mathrm{V}_{\mathrm{oL}}$ | R0-R3, R6, R7 | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
| I/O leakage current | \| ${ }_{\text {LIL }}$ \| | $\begin{aligned} & \mathrm{D}_{10}, \mathrm{R} 0-\mathrm{R} 3, \\ & \text { R6, R7 } \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
|  |  | $\mathrm{D}_{11}$ | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1,2 |
|  |  |  | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1,3 |
|  |  |  | - | - | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to 0.3 V | 1,3 |
| Pull-up MOS current | $-I_{\text {PU }}$ | $\begin{aligned} & \mathrm{R} 0-\mathrm{R} 3, \\ & \mathrm{R} 6, \mathrm{R} 7 \end{aligned}$ | 10 | 50 | 150 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |  |

Notes: 1. Output buffer current is excluded.
2. Applies to HD404848, HD4048412, and HD404849.
3. Applies to HD4074849.

## HD404849 Series

I/O Characteristics for High-Current Pins (HD404848/HD4048412/HD404849: $\mathbf{V}_{\mathrm{CC}}=2.7$ to 6.0 V, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HD4074849: $\mathrm{V}_{\mathrm{CC}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | $\operatorname{Pin}(\mathrm{s})$ | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\text {IH }}$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V | - |  |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | -0.3 | - | $0.3 \mathrm{~V}_{\text {cc }}$ | V | - |  |
| Output high voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | $\mathrm{V}_{C C}-1.0$ | - | - | V | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
|  |  |  | - | - | 2.0 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ | 1 |
| I/O leakage current | $\left\|I_{1 / 2}\right\|$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 2 |
| Pull-up MOS current | $-I_{\text {PU }}$ | $\mathrm{D}_{0}-\mathrm{D}_{8}$ | 10 | 50 | 150 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |

Note: 1. The test condition of HD4074849 is $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ to 5.5 V .
2. Output buffer current is excluded.

LCD Circuit Characteristics (HD404848/HD4048412/HD404849: $\mathrm{V}_{\mathrm{CC}}=\mathbf{2 . 7}$ to 6.0 $\mathrm{V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=$ $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; $\mathbf{H D 4 0 7 4 8 4 9 :} \mathrm{V}_{\mathrm{CC}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathbf{- 2 0}{ }^{\circ} \mathrm{C}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit Test Condition | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Segment <br> driver voltage <br> drop | $\mathrm{V}_{\mathrm{DS}}$ | SEG13-SEG44 | - | - | 0.6 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ |
| Common <br> driver voltage <br> drop | $\mathrm{V}_{\mathrm{DC}}$ | COM1-COM4 | - | - | 0.3 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ |
| LCD power <br> supply <br> division <br> resistance | $\mathrm{R}_{\mathrm{w}}$ |  | 50 | 300 | 900 | $\mathrm{k} \Omega$ | Between $\mathrm{V}_{1}$ and GND |

## HD404849 Series

A/D Converter Characteristics (HD404848/HD4048412/HD404849: $\mathrm{V}_{\mathrm{CC}}=\mathbf{2 . 7}$ to 6.0 V , $\mathbf{G N D}=\mathbf{0} \mathrm{V}, \mathrm{T}_{\mathrm{a}}$ $=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HD4074849: $\mathrm{V}_{\mathrm{CC}}=2.7$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | $\operatorname{Pin}(\mathbf{s})$ | Min | Typ | Max | Unit | Test Condition | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Analog power <br> voltage | $\mathrm{AV}_{\mathrm{CC}}$ | $\mathrm{AV}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}-0.3$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | - | 1 |
| Analog input <br> voltage | $\mathrm{AV}_{\text {in }}$ | $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ | $\mathrm{AV}_{\mathrm{SS}}$ | - | $\mathrm{AV}_{\mathrm{CC}}$ | V | - |  |
| Current between <br> $\mathrm{AV}_{\mathrm{CC}}$ and $\mathrm{AV}_{\mathrm{SS}}$ | $\mathrm{I}_{\mathrm{AD}}$ | - | - | - | 200 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |
| Analog input <br> capacitance | $\mathrm{CA}_{\text {in }}$ | $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ | - | 15 | - | pF | - |  |
| Resolution | - | - | 8 | 8 | 8 | Bit |  |  |
| Number of inputs | - | - | 0 | - | 8 | Channel | - |  |
| Absolute accuracy | - | - | - | - | $\pm 2.0$ | LSB |  |  |
| Conversion time | - | - | 34 | - | 67 | $\mathrm{t}_{\mathrm{cyc}}$ | - |  |
| Input impedance | - | $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ | 1 | - | - | $\mathrm{M} \Omega$ |  |  |

Note: 1. Connect to $\mathrm{V}_{\mathrm{cc}}$ when the $\mathrm{A} / \mathrm{D}$ converter is not used.

## HD404849 Series

AC Characteristics (HD404848/HD4048412/HD404849: $\mathrm{V}_{\mathrm{CC}}=2.7$ to $\mathbf{6 . 0} \mathrm{V}, \mathrm{GND}=\mathbf{0} \mathrm{V}, \mathrm{T}_{\mathrm{a}}=\mathbf{- 2 0}{ }^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HD4074849: $\mathrm{V}_{\mathrm{CC}}=2.7$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock oscillation frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | - | 4.5 | MHz | 1/4 division | 1 |
|  |  | X1, X2 | - | 32.768 | - | kHz | - |  |
| Instruction cycle time | $\mathrm{t}_{\text {cyc }}$ | - | 0.89 | - | 10 | $\mu \mathrm{s}$ |  |  |
|  | $\mathrm{t}_{\text {subcyc }}$ | - | - | 244.14 | - | $\mu \mathrm{s}$ | 32-kHz oscillator, 1/8 division | 2 |
|  |  |  | - | 122.07 | - | $\mu \mathrm{s}$ | 32-kHz oscillator, 1/4 division | 2 |
| Oscillation stabilization time (ceramic oscillator) | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 7.5 | ms |  | 3 |
| Oscillation stabilization time (crystal oscillator) | $\mathrm{t}_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 30 | ms | - | 3 |
|  |  | X1, X2 | - | - | 2 | s | $\mathrm{T}_{\mathrm{a}}=-10^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ | 3 |
| External clock high width | $\mathrm{t}_{\text {CPH }}$ | $\mathrm{OSC}_{1}$ | 105 | - | - | ns | $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | 4 |
| External clock low width | $\mathrm{t}_{\text {CPL }}$ | $\mathrm{OSC}_{1}$ | 105 | - | - | ns | $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | 4 |
| External clock rise time | $\mathrm{t}_{\text {cr }}$ | $\mathrm{OSC}_{1}$ | - | - | 20 | ns | $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | 4 |
| External clock fall time | $\mathrm{t}_{\text {CPf }}$ | $\mathrm{OSC}_{1}$ | - | - | 20 | ns | $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | 4 |
| $\overline{\mathrm{INT}_{0}}-\mathrm{INT}_{3}, \overline{\mathrm{EVNB}}$, EVND high widths | $\mathrm{t}_{\mathrm{IH}}$ | $\overline{\mathrm{NT}}_{0}-\mathrm{INT}_{3}$, EVNB, EVND | 2 | - | - | $\begin{aligned} & \mathrm{t}_{\text {cyc }} / \\ & \mathrm{t}_{\text {subcyc }} \end{aligned}$ | - | 5 |
| $\overline{\mathrm{NT}_{0}}-\mathrm{INT}_{3}, \overline{\mathrm{EVNB}}$, EVND low widths | $\mathrm{t}_{\text {IL }}$ | $\overline{\mathrm{NT}}_{0}-\mathrm{INT}_{3}$, EVNB, EVND | 2 | - | - | $\begin{aligned} & \mathrm{t}_{\text {cyc }} / \\ & \mathrm{t}_{\text {subcyc }} \end{aligned}$ | - | 5 |
| $\overline{\text { RESET }}$ low width | $\mathrm{t}_{\text {RSTL }}$ | $\overline{\text { RESET }}$ | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | - | 6 |
| STOPC low width | $\mathrm{t}_{\text {STPL }}$ | STOPC | 1 | - | - | $\mathrm{t}_{\mathrm{RC}}$ | - | 7 |
| $\overline{\text { RESET }}$ rise time | $\mathrm{t}_{\text {RSTr }}$ | RESET | - | - | 20 | ms | - | 6 |
| $\overline{\text { STOPC rise time }}$ | $\mathrm{t}_{\text {STPr }}$ | $\overline{\text { STOPC }}$ | - | - | 20 | ms | - | 7 |
| Input capacitance | $\mathrm{C}_{\text {in }}$ | All pins except -$D_{11}$ |  | - | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |  |
|  |  | $\mathrm{D}_{11}$ | - | - | 180 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | 8 |

Notes: 1. When the subsystem oscillator ( $32.768-\mathrm{kHz}$ crystal oscillator) is used, $\mathrm{f}_{\text {osc }}$ must operate under one of the following conditions: $0.4 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{osc}} \leq 1.0 \mathrm{MHz}$ or $1.6 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{osc}} \leq 4.5 \mathrm{MHz}$. Set bit 1 of the system clock select register (SSR: \$029) to 0 for the former, and 1 for the latter.
2. For the HD404848, HD4048412, and HD404849, instructions can be executed during subactive mode if $\mathrm{V}_{\mathrm{cc}}=2.2 \mathrm{~V}$ to 6.0 V .
3. The oscillation stabilization time is defined as the time required for the oscillator to stabilize in the following three cases:

- After $\mathrm{V}_{\mathrm{cc}}$ reaches 2.7 V at power-on
- After RESET input goes low when stop mode is cancelled


## HITACHI

## HD404849 Series

- After $\overline{\text { STOPC }}$ input goes low when stop mode is cancelled
 ensure the oscillation stabilization time. If using a ceramic or crystal oscillator, contact its manufacturer to determine what stabilization time is required since it will depend on the circuit constants and stray capacitances.

4. See figure 95.
5. See figure 96.
6. See figure 97.
7. See figure 98.
8. The max value for the HD404848, HD4048412, HD404849 is 15 pF .

Serial Interface Timing Characteristics (HD404848/HD4048412/HD404849: $\mathrm{V}_{\mathrm{CC}}=\mathbf{2 . 7}$ to $\mathbf{6 . 0} \mathbf{V}$, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; $\mathrm{HD} 4074849: \mathrm{V}_{\mathrm{CC}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

During Transmit Clock Output

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit clock cycle time | $\mathrm{t}_{\text {scyc }}$ | $\overline{\text { SCK }}$ | 1.0 | - | - | $\mathrm{t}_{\text {cyc }}$ | Load shown in figure 100 | 1 |
| Transmit clock high width | $\mathrm{t}_{\text {SCKH }}$ | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | Load shown in figure $100$ | 1 |
| Transmit clock low width | $\mathrm{t}_{\text {sckL }}$ | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | Load shown in figure $100$ | 1 |
| Transmit clock rise time | $\mathrm{t}_{\text {SCKr }}$ | $\overline{\text { SCK }}$ | - | - | 100 | ns | Load shown in figure $100$ | 1 |
| Transmit clock fall time | $\mathrm{t}_{\text {SCKt }}$ | $\overline{\text { SCK }}$ | - | - | 100 | ns | Load shown in figure $100$ | 1 |
| Serial output data delay time | $\mathrm{t}_{\text {DSO }}$ | SO | - | - | 300 | ns | Load shown in figure $100$ | 1 |
| Serial input data setup time | $\mathrm{t}_{\text {ss }}$ | SI | 200 | - | - | ns | - | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HS}}$ | SI | 200 | - | - | ns | - | 1 |

Note: 1. Refer to figure 99.

## HD404849 Series

During Transmit Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Transmit clock cycle time | $\mathrm{t}_{\mathrm{Scyc}}$ | $\overline{\mathrm{SCK}}$ | 1.0 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | - | 1 |
| Transmit clock high width | $\mathrm{t}_{\mathrm{SCKH}}$ | $\overline{\mathrm{SCK}}$ | 0.4 | - | - | $\mathrm{t}_{\mathrm{Scyc}}$ | - | 1 |
| Transmit clock low width | $\mathrm{t}_{\mathrm{SCKL}}$ | $\overline{\mathrm{SCK}}$ | 0.4 | - | - | $\mathrm{t}_{\mathrm{scyc}}$ | - | 1 |
| Transmit clock rise time | $\mathrm{t}_{\mathrm{SCKr}}$ | $\overline{\mathrm{SCK}}$ | - | - | 100 | ns | - | 1 |
| Transmit clock fall time | $\mathrm{t}_{\mathrm{SCKf}}$ | $\overline{\mathrm{SCK}}$ | - | - | 100 | ns | - | 1 |
| Transmit output data delay | $\mathrm{t}_{\mathrm{DSO}}$ | SO | - | - | 300 | ns | Load shown in figure | 1 |
| time |  |  |  |  |  |  | 100 | 1 |
| Serial input data setup time | $\mathrm{t}_{\mathrm{SSI}}$ | SI | 200 | - | - | ns | - | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 200 | - | - | ns | - | 1 |

Note: 1. Refer to figure 99.


Figure 95 External Clock Timing

$\overline{\mathrm{NT}}_{0}$ to $\mathrm{INT}_{3}$, EVNB, EVND

Figure 96 Interrupt Timing

| RESET |  |
| :---: | :---: |

Figure 97 Reset Timing
$\overline{\text { STOPC }}$

Figure $98 \quad \overline{\text { STOPC }}$ Timing

## HD404849 Series



Note: $* \mathrm{~V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ and 0.4 V are the threshold voltages for transmit clock output, and $0.9 \mathrm{~V}_{\mathrm{CC}}$ and $0.1 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltages for transmit clock input.

Figure 99 Serial Interface Timing


Figure 100 Timing Load Circuit

## HD404849 Series

## Notes on ROM Out

Please pay attention to the following items regarding ROM out.
On ROM out, fill the ROM area indicated below with 1 s to create the same data size as a 16 -kword version (HD404849). A 16-kword data size is required to change ROM data to mask manufacturing data since the program used is for a 16 -kword version.

This limitation applies when using an EPROM or a data base.


## HD404848/HD4048412/HD404849 Option List

Please check off the appropriate applications and enter the necessary information.

1. ROM Size

| $\square$ HD404848 | 8-kword |
| :--- | :--- |
| $\square$ HD4048412 | 12-kword |
| $\square$ HD404849 | 16-kword |


| Date of order | / / |
| :--- | :--- |
| Customer |  |
| Department |  |
| Name |  |
| ROM code name |  |
| LSI number |  |

2. Optional Functions

| $* \square$ With $32-\mathrm{kHz}$ CPU operation, with time-base for clock |
| :--- |
| $* \square$ Without 32-kHz CPU operation, with time-base for clock |
| $\square$ Without 32-kHz CPU operation, without time-base |

Note: * Options marked with an asterisk require a subsystem crystal oscillator (X1, X2).
3. ROM Code Media

Please specify the first type below (the upper bits and lower bits are mixed together), when using the EPROM on-package microcomputer type (including ZTAT ${ }^{\text {TM }}$ version).

EPROM: The upper bits and lower bits are mixed together. The upper five bits and lower five bits are programmed to the same EPROM in alternating order (i.e., LULULU...).

EPROM: The upper bits and lower bits are separated. The upper five bits and lower five bits are programmed to different EPROMs.
4. Oscillator for OSC1 and OSC2

| $\square$ Ceramic oscillator | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- |
| $\square$ Crystal oscillator | $\mathrm{f}=$ | MHz |
| $\square$ External clock | $\mathrm{f}=$ | MHz |

5. Stop mode

| $\square$ Used |
| :--- |
| $\square$ Not used |

6. Package

| $\square$ FP-80A |
| :--- |
| $\square$ FP-80B |
| $\square$ TFP-80C |

## HD404849 Series

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI

Hitachi, Ltd.
Semiconductor \& Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) $\vdots$ http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan $\vdots$ http://www.hitachi.co.jp/Sicd/indx.htm
For further information write to:

| Hitachi Semiconductor | Hitachi Europe GmbH |  | Hitachi Asia (Hong Kong) Ltd. |
| :---: | :---: | :---: | :---: |
| (America) Inc. | Electronic components Group |  | Group III (Electronic Components) |
| 179 East Tasman Drive, | Dornacher Straße 3 | Hitachi Tower | 7/F., North Tower, World Finance Centre, |
| San Jose, CA 95134 | D-85622 Feldkirchen, Munich | Singapore 049318 | Harbour City, Canton Road, Tsim Sha Tsui, |
| Tel: <1> (408) 433-1990 | Germany | Tel: 535-2100 | Kowloon, Hong Kong |
| Fax: <1>(408) 433-0223 | $\begin{aligned} & \text { Tel:<49> (89) } 9 \text { 9180-0 } \\ & \text { Fax: <49> (89) } 9293000 \end{aligned}$ | Fax: 535-1533 | Tel: <852> (2) 7359218 Fax: <852> (2) 7300281 |
|  | Hitachi Europe Ltd. | Hitachi Asia Ltd. | Telex: 40815 HITEC HX |
|  | Electronic Components Group. | Taipei Branch Office |  |
|  | Whitebrook Park | 3F, Hung Kuo Building. No.167, |  |
|  | Lower Cookham Road | Tun-Hwa North Road, Taipei (105) |  |
|  | Maidenhead | Tel: <886> (2) 2718-3666 |  |
|  | Berkshire SL6 8YA, United Kingdom | Fax: <886> (2) 2718-8180 |  |
|  | Tel: <44> (1628) 585000 |  |  |
|  | Fax: <44> (1628) 778322 |  |  |

## HITACHI

